NAVAL POSTBRADUATE SCHOOL MONTEREY CA ALTERATION OF THE CP/M-86 OPERATING SYSTEM.(U) JUN 81 M B CAMDALOR AD-A104 079 F/6 9/2 UNCLASSIFIED 1 of 2.



# NAVAL POSTGRADUATE SCHOOL

Monterey, California





SEP 14 1981

THESIS

ALTERATION OF THE CP/M-86 OPERATING SYSTEM.

bу

Michael Bruno Candalor

June 1981 /

(1911)

Thesis Advisor:

U. R. Kodres

Approved for public release; distribution unlimited

THE PROPERTY

81 9 11 0 70

SECURITY CLASSIFICATION OF THIS PAGE (Then Date Entered)	والمراجع المراجع المرا
REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
: REPORT HUMBER  2. GOVT ACCESSION NO.  AD - A L O Y	3. RECIPIONT'S CATALOG NUMBER
Alteration of the CP/M-86 Operating System	3. TYPE OF REPORT & PERIOD COVERED Master's Thesis: June 1981
, ,	6. PERPORNING ORG. REPORT NUMBER
7. Authome) Michael Bruno Candalor	S. CONTRACT OR GRANT NUMBER(s)
Naval Postgraduate School Monterey, California 93940	16. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Naval Postgraduate School	June 1981
Monterey, California 93940	13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)	18. SECURITY CLASS. (of this report)
	Unclassified
	18a. DECLASSIFICATION/DOWNGRADING
16. DISTRIBUTION STATEMENT (of this Report)	
Approved for public release; distribution unlimited	d

- 17. DISTRIBUTION STATEMENT (of the sharrout entered in Block 20, if different from Report)
- 18. SUPPLEMENTARY NOTES
- 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

8086 Processor, operating system, microcomputer, BIOS interface, CP/M-86

### 20. ABSTRACT (Continue on reverse side if necessary and identify by block member)

marketed by Digital Research. The operating system is designed so that a user can adapt the system to his own input/output hardware devices. This thesis develops interfaces to two floppy disk controllers, the iSBC 201 (single density) and the iSBC 202 (double density) dontrollers. The interface includes the writing of a boot loader embedded in the iSBC957 Execution Vehicle Monitor, the monitor system for the INTEL iSBC 86/12 single board computer. Also included is

DD 1 JAN 73 1473 (Page 1)

EDITION OF ! NOV 65 IS OBSOLETE

5/N 0102-014-4601 :

CHETY CLASSIFICATION OF THIS PAGETTER PAGE

an interface module for the cold start loader (loader BIOS). A design for the interface module of typical systems based on Winchester technology hard disks is also presented.

Access	on Fer
NT	
77	
Unit San	
1 3200 2	
By	
<b>.</b> -	ibution/
Avei	lability Codes
	Avail and/or
Dist	Special
11	
1 1 1	

Approved for public release; distribution unlimited

Alteration of the CP/M-86 Operating System

ÞΥ

Michael Bruno Candalor Lieutenant Commander, United States Navy B.S.M.E., United States Naval Academy, 1972

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the

NAVAL POSTGRADUATE SCHOOL June 1981

Author:	Michael B Candala
Approved by:	: Uno R. Kodres
	Thesis Advisor
	Second Reader
/	Mairman, Department of Computer Science  Willwoods
	Dean of Information and Policy Sciences

#### ABSTRACT

CP/M-86 is a microcomputer (INTEL 8086) operating system developed and marketed by Digital Research. The operating system is designed so that a user can adapt the system to his own input/output hardware devices. This thesis develops interfaces to two floppy disk controllers, the iSBC 201 density) and the iSBC 2%2 (double density) (single controllers. The interface includes the writing of a boot loader embedded in the iSBC 957 Execution Vehicle Monitor. the monitor system for the INTEL iSBC 86/12 single board computer. Also included is an interface module for the cold start loader (loader BIOS) and an input and interface. BIOS. A lesign for the interface module of typical systems based on Winchester technology hard disks is also presented.

# TABLE OF CONTENTS

I.	INTE	SODAC	TION		• • •	• • •	• • •	• •	• • •	• • •	• •	• • •	٠	• •	• •	• •	• •	• •	.14
	A.	PURF	POSE	OF '	rhi	S T	HES	IS	•••	• • •	• •	• •		••	• •	••	••		.14
	В.	HIST	'ORY	OF !	MIC	ROC	OMP	TU	ΣR	OPE	RA	TΙ	l G	SŢ	ST	<u>r</u> m	S.		.10
	C.	ADAF	TAT I	ON !	ro	THE	US	ER	's	ENV	IR	0.01	1EN	T.	• •	••	• •		.13
	D.	ORGA	NIZA	rio	N 0	F T	HIS	T	HES	IS.					• •		• •		.13
II.	STRU	CTUF	RE OF	CP	/M-	86.	•••		• • •		• • •	• • •		••			• •	• •	.15
	Δ.	ov er	RVIEW		•••		•••	••	•••		• •	• • •				••	• •		.15
	В.	ORGA	INIZA	TIO	N O	F C	P/M	1-8	6	• • •		••		••	• •		••	• •	. 10
	C.	CCP	BUII	r-1	N A	N D	TRA	NS.	IEN	T C	OM	MAI	v DS			••	••	• •	.17
		1.	Tran	sie	nt	Pro	<b>e</b> ra	m	Exe	cut	io	n :	10 d	el	s <b>.</b>	• •	• •		.19
			a.	Tne	80	80	Mod	ei	• • •	• • •	• • •	• • •					• •		.19
			b.	The	Sm	all	Мо	de	1		• •	• •		• •	• •		• •		.20
			с.	Tne	Co	mpa	ct	Мо	₫e1			• •		••	٠.	• •	••		. 21
		2.	Tran	sie	nt,	Pro	gra	(III	Set	пĎ	an	<b>d</b> :	ler	mi	na	ti	on		.22
	D.	BDOS	Sum	ımar:	у	•••	•••									••	• •		.23
	E.	BIOS	Sum	mar.	у		• • •	•••		•••		• •		••			••		.24
III.	INP	JT/OU	JT PU I	DE	VIC	ES.	• • •	• •	• • •	•••		• •			• •	• •	••		. 27
	A.	LOGI	CAL	C\1	DE	VIC	ES.	• •	• • •							••	••		.27
	в.	PHYS	SICAI	. I/	o D	EVI	CES		• • •	• • •	• • •	• •		• •	••		• •		.27
	c.	DISK	DEV	ICE	s	• • •	• • •	• •	• • •	• • •		• •		• •		• •	• •		. 29
		1.	Hard	Di	<b>S K</b> S	, F	'10 p	рy	Di	SKS		• • •			• •	• •	••		.28
		2.	Orga	niz	ati	on	of	Da	ta.			• • •							.28

		3.	Inte	rface	s t	0 t	ne	Com	pute	r	• • • •	• • • •	••••	29
		4.	Exam	ples	oť	Par	tic	ula	r Co	ntro	ıler	5	• • • • • 3	51
			a.	1SBC	201	(s	1113	le i	Dens	ity	MDS)	• • • •	3	51
				(1)	isB	C 2	<b>1</b> 21	Con	trol	ler	Opera	ation	13	51
				(2)	BIO	s ប	ise	oť	tne	iSEC	201	• • • •	3	54
				(3)	Воо	tst	rap	ปี S	e of	tne	15P	261	13	35
			b •	iSEC	202	(D	oub	le.	Ďens	ity	MDS)	• • • •	3	55
				(1)	15 B	c z	<b>£</b> 2	Con	trol	ler	Opera	ation	a3	55
				(2)	BIO	s u	se	of	tne	iSBC	202	• • • •	3	6
				(3)	Воо	tst	rap	۷s	e of	tne	1SE	262	٤	56
			c.	REMEX	RD	W 3	200	•••	• • • •	• • • •	• • • •	• • • •	3	56
				(1)	Tne	RD	W C	ont	roll	er	• • • •	• • • •	3	57
				(2)	BIO	s u	se	o ť	tne	RDW	3260	• • • •	3	39
				(3)	Воо	tst	rap	ŰS	e of	tne	RDW	3288	£4	Ľ
IA.	ALTE	RATI	о ис	F CP/	M-8	5	• • •	• • •		• • • •	• • • •	• • • •	4	: 1
	A.	CHAN	GES	REQUI	RED	TO	IM	PLE	MENT	CP/	M-86	• • • •	4	<u>.</u> 1
	₽.	DISK	PAR	AMETE	R T	ABL	ES.	• • •		• • • •	• • • •	• • • •	4	:2
	c.	COLD	STA	RT	• • •	•••	•••	•••	• • • •	••••	• • • •	• • • •	4	.4
		1.	The	C011	Sta	rt	Loa	der		• • • •	• • • •	• • • •	4	<u>.</u> 4
		z.	Ine	Boots	tra	p R	.MO.	• • •	• • • •	• • • •	• • • •	• • • •	4	: 5
7.	CONC	LUSI	ONS	AND R	ECO.	MME	N DA	TIO	NS	• • • •	• • • •	• • • •	4	:?
	A.	ADAP	TATI	ON DI	FFI	CAT	TY.	• • •	• • • •	• • • •	• • • •	• • • •	4	.7
	В.	RECO	MMEN	DATIO	NS	FOR	FU	TUR:	Е НА	ת RD	ISK A	riddi	CION.4	:9
		1.	Disc	ussio	n	•••	• • •	•••	• • • •	• • • •	• • • •	• • • •	4	9
		z.	ľemp	late	ror	Aa	apt	ati	on	• • • •	• • • •	• • • •	4	.9
APPENI	OIX A	s	INGL	E DEN	SIT	X R	105	LI	STIN	G	• • • •		5	2

APPS	NDIX	. B -	DOUBLE	DENSITY	RIOS LIST	ING	53
APPE	NDI	c -	BOOTSTR	AP PROGR	AM LISTIN	16	74
APPE	NDIX	<b>-</b> a	DISTRIB	UTION EI	OS PROGRA	M LISTING	j
LIST	ЭF	REFE	RENCES		• • • • • • • •	• • • • • • • •	95
INIT	I A T.	DISTI	RIBUTION	LIST			96

A SECTION OF SECTION O

# LIST OF FIGURES

1	Transient Program Memory Models19
2	The 8082 Memory Model
3	The Small Memory Model21
4	The Compact Memory Model22
5	Memory Location of the BIOS25
6	BIOS Disk Definition File43
7	DISKDEF Statement Format43

# LIST OF TABLES

1 B	DOS	Parameter	Conventions	.24
-----	-----	-----------	-------------	-----

# I. INTRODUCTION

#### A. PURPOSE OF THIS THESIS

The adaptation of CP/M-86 to the hardware described herein was undertaken to provide an operating system for \$286 processor based single board computers at the Naval Postgraduate School. This operating system will support software development and system emulation for the AEGIS modeling project. The software will be available for general use at NPS. In addition the experience of modifying an operating system provided the author with an opportunity to learn about microcomputer hardware and microcomputer operating systems.

#### B. HISTORY OF MICROCOMPUTER OPERATING SYSTEMS

This is a trief overview of the history of microcomputer operating systems summarized from Ref. 1. It is necessarily brief as the advent of microcomputer operating systems is itself rather recent. Microcomputers came of age with the construction of the entire central processor on one only, the replacement of core memory with inexpensive mass produced semiconductor memory, the availability of the floppy disk and the standardization of diskette format. At first, the primary applications of microcomputers were in real-time control systems such as machine controlled tools. In such applications, process management is the main thrust

and system I/O is negligible. This required a simple, customized operating system. The first microcomputer operating systems, more properly called executive systems, were for real time applications. As microcomputer systems became less expensive, it became possible to devote a system to a single user as a program development tool. This use presented the need for higher level language support, which meant that an operating system had to interface one or more programming language(s) to tne nardware. microcomputer manufacturers have produced their own operating systems. These operating systems are specifically designed for a "computer system" and are generally not user configurable.

Unlike the large, powerful operating systems found in mainframe and large minicomputer timesharing systems, microcomputer operating systems are relatively austere and simple. One of the primary reasons for this difference is that a microcomputer is usually a single user system (with some exceptions). As a result, the operating system does not need to provide features such as memory protection, process scheduling and time sharing of the CPU(s). Besides the simpler interface required of a microcomputer operating system, the operating system and the applications programs must function in a small amount of primary storage, typically between 16K and 64K, as compared to several megatytes in the large mainframes. Even though relatively

small and simple, a microcomputer operating system must still provide file management, process management and 1/0 management.

Two representative microcomputer operating systems are INTEL's ISIS-II and Digital Research's CP/M-80. To operate under ISIS, the user requires a minimum of 32% of primary storage. The CP/M user requires a minimum of 16K. Both provide the basic functions required of an operating system. ISIS, nowever, will only run on an INTEL computer system and is not user modifyable. CP/M-80 is centiguration designed to run on any 8080 or Z-80 based microcomputer system after the user has modified the program module containing the nardware dependencies. This factor alone makes CP/M popular and has resulted in the production of many CP/M compatible utility and application programs by other companies. ISIS has some features beyond those of CF/M in the area of development software for INTEL nardware. CP/M's dynamic debugger (DDT), nowever, is more powerful and easier to use than INTEL's ICE system. Both ISIS and CP'M support essentially the same rile operations. Currently, because of its flexibility, CP/M is the most widely used microcomputer operating system.

Multi-user systems such as MP/M and microcomputer network systems such as CP/NET (both produced by Digital Research), are now available.

# C. ADAPTATION TO THE USER'S ENVIRONMENT

Digital Research has attempted to make their CF/M operating systems as flexible, in terms of hardware suite, as possible. The method used is modular programming. The user interface, the Console Command Processor (CCP) has no hardware dependencies other than the CPU. The file management system, the Basic Disk Operating System (BDOS), is also independent of hardware. Both the CCP and the BDOS are interfaced to the Basic Input/Output System (BIOS) through logical I/O devices and logical disk devices. The BIOS, then, contains the logical device to physical device translation routines. Adaptation of the operating system to a unique environment requires only the modification of the appropriate EIOS routines, greatly simplifying the alteration process.

Once one has successfully completed one adaptation. Tollow-on adaptations will be much easier to achieve as an understanding of the operating system and its interface procedures is developed along with a better understanding of microcomputer architecture in general.

#### D. ORGANIZATION OF THIS THESIS

This thesis is organized as a blueprint for alteration of the CP/M-BS operating system to any specific hardware configuration. This methodology will also serve, at least in general, for the alteration of any operating

system-to-nardware interface. Chapter 1 is a introduction to microcomputer operating systems in general and the modification of the CP/M-86 operating system in particular. Chapter 2 reflects the investigation of the candidate operating system in order to understand now to adapt it to the existing hardware. Chapter 3 is a summary of study of the typical floppy disk or Winchester tne technology disk and a look at possible hardware candidates. Chapter 4 covers the adaptation of the I/O interface module (BIOS) and the bootstrap program for these versions of the Chapter 5 discusses some of the operating system. difficulties encountered and a plan for adapting CP/M-E6 to a nard disk. The appendices contain the programs developed as part of thesis and one of the programs which was used as a model.

# II. STRUCTURE OF CP/M-86

#### A. OVEPVIEW

CP/M-85 is a microcomputer operating system for INTEL CORPORATION'S 8086 processor based microcomputers. It is the logical successor to CP/M-80, a similar operating system developed and marketed by Digital Research for the INTEL 8080 processor. File compatibility has been preserved with all previous versions of CP/M. CP/M provides a general environment for program construction, storage, enting, execution and debugging. The file structure of version 2 of CP/M-80 is used, allowing as many as sixteen drives with up to eight megatytes on each drive.

CP/M-95 offers built-in utility commands, system transient commands and the capability of executing user defined transient commands (programs). Among the system transient programs are an Intel compatible assembler (ASME6) and a dynamic machine language program debugger (DDT). They are described in detail in Digital Research's publications [Ref. 2] and [Ref. 3] respectively.

A powerful feature of CP/M is its modularity. One of the three modules of the operating system, the Basic I/O System (BIOS), defines the hardware environment for the system. As a result of this modularity, CP/M-85 can be modified to run on any 8085/8088 processor based, single processor computer

system by merely changing the PIOS. A more detailed description of CP/M and its reatures is contained in Digital Research's publications [Ref. 4], [Ref. 5] and [Ref. 5].

#### 3. ORGANIZATION OF CP/M-86

The sources of CP/M-85 information for this paper are [Ref. 4], [Ref. 5] and [Ref. 6]. This chapter freely summarizes the relevant material to this thesis.

The operating system is contained in file "CPM.SYS". "CPM.SIS" contains three program modules: the Console Command Processor (CCP), the Basic Disk Operating System (BDOS), and the user-configurable Basic Input/Output System (BIOS). This modularity allows the CCP and BDOS to be independent of the hardware in which the system is implemented.

The CCP is the system's interface to the user's console. It translates the user's commands into CP/M system calls in order to carry out the desired action. The BDOS module provides all the disk and file management. The BIOS contains all the nardware dependent features and interfaces. The operating system executes in any portion of memory above the interrupt locations, while the remainder of the address space is partitioned into as many as eight non-contiguous regions, as defined in a table in the BIOS.

CP/M-86 is too large a program to fit in the first two (system) tracks of a diskette. As a result the boot loader

loads into memory a cold start loader, called "IOAPER.CMD". from the first two tracks. The boot loader makes the appropriate initializations and then transfers program control to the cold start loader. The cold start loader, which is essentially a subset of "CPM.SYS", finds "CPM.SYS" on the system disk, loads it into memory, makes the proper initializations, and finally transfers control to the operating system.

#### C. CCP EUILT-IN & TRANSIENT COMMANDS

The operation of CP/M-86 is similar to that of CP/M-8k. Upon cold start the operating system signs on and drive A is logged-in, CP/M-86 then waits for an input command line. There are rive built in commands:

- DIR displays the directory or the designated drive
- ERA erases the specified directory entry on the designated drive
- REN renames the designated file
- TYPE types the designated file to the logical console device
- USER changes user directories in multi-directory systems

Also the command line may begin with the name of a transient program with the assumed file type of CMD. CMD stands for "command file" and is used to differentiate CP/M-86 transient command files from COM files under CP/M-86

which serve the same purpose. Transient programs are loaded into memory in the Transient Program Area(s) (TPA), as defined in the EIOS, in stack order.

CP/M-86 supports programs written in three memory models: the 8080 model, the Small model and the Compant model.

The 8080 model supports programs which are directly translated from CP/M-80 when code and data areas are intermixed. The model consists only of a code group which, in turn, is normally a single segment of 64K or less. The operating system and the cold start loader are written in the 8080 model.

The Small model supports programs where there is a separate node and data group. Normally the Small model programs are 64K or less.

The Compact model occurs when any of the extra, stack or auxiliary groups are present in the program. Each group may consist of one or more segments.

The three models differ primarily in the manner in which the segment registers are initialized upon transient program loading. The operating system's program load function determines the memory model used by the transient program by examining the program group used. All three models are discussed in more detail in the next section.

# 1. Transient Program Execution Models

The initial values of the serment registers are determined by the "memory model" of the transient program and are described in the CMD file header generated by the program "GENCMD.CMD" or "GENCMD.COM". The three models are depicted in Figure 1.

!	evev Model				Cata G		Overlap	'
!	Small Model	!	Inde	pend	ent Cod	e S Da	ta Groups	!
!	Compact Mode	: 1	! In	ree (	or More	Indep	endent Groups	!

Figure 1 Transient Program Memory Models.

#### a. The 8080 Model

The 8080 Model is assumed when the transient program contains only a code group (containing both code and data). In such cases, the CS, DS and ES registers are all initialized to the beginning of the code group, while the SS and SP registers remain set to a 96-tyte stack area in the CCP. The Instruction Pointer (IP) is set to 100H, similar to CP/M-80. The intermixed code and data regions are indistinguishable. This model allows simple translation of 8080, 8085 and 280 code into the ro86 and 8088 environment. Tollowing program load, the 6040 Model appears as in Figure 2, where low addresses are shown at the top of the diagram.

Figure 2 The 8080 Memory Model.

#### b. The Small Model

The Small Model is assumed when the transient program uses both a code and data group. (In ASM86, all code is generated following a CSEG directive, while data is defined following a DSEG directive.) In this case CS is set to the beginning of the code group, the DS and ES registers are set to the start of the data group, and the SS and SP registers remain in the CCP's area as shown graphically in Figure 3.

Figure 3 The Small Memory Model.

## c. The Compact Model

The Compact Model is assumed when separate code and data groups are present, along with one or more of the remaining groups. In this case, the CS, DS and ES registers are initialized to the base address of their respective areas. The SS and SP registers remain in the CCP area. If the user intents to use the stack group as a stack area, the transient program must set the SS and SP registers upon entry. The initial configuration of the segment registers in this model is shown in Figure 4.

Figure 4 The Compact Memory Model.

The values of the various segment registers can be programmatically changed during execution by changing the values in the base page as described in the preliminary documentation, thus allowing access to the entire memory space.

# 2. Transient Program Setup And Termination

Similar to CP/M-80, the CCP parses up to two file names following the command and places the properly formatted File Control Blocks (FCB's) at locations 2005CH and 006CH in the base page relative to the DS register. Under CP/M-80, the default DMA (direct memory access)

address is initialized to 0080E in the base page. Due to the segmented memory of the 8086 and 808E processors, the DMA address is divided into two parts: the DMA segment address and the DMA offset. Also, under CP/M-86, the default DMA base is set to the value of DS, and the default DMA offset is initialized to 0080E. Thus, CP/M-80 and CP/M-86 operate in the same way in that they both assume the default DMA address is the second half of the base page.

The CCP transfers control to the transient program through an 3036 "Far Call." In all but one case of the Compact Model, the transient program may choose to use the 96-byte CCP stack, and optionally return directly to the CCP upon program termination by executing a "Far Return." Programmatic termination also occurs when BDOS function zero is executed. The operator may terminate program execution by typing a single CONTROL-C during line edited input. This has the same effect as programmatic execution of BDOS function zero. Contrary to the operation of CP/M-80, no disk reset occurs and the CCP and BDOS modules are not reloaded from the disk upon program termination. In short, for the user familiar with CP/M-80, the CP/M-86 environment is very similar, but more powerful.

#### D. BDOS SUMMARY

Entry into the BDOS is made through the E086 software interrupt # 224. The BDOS is, essentially, a set of 59

functions of three basic types; simple functions, file operations and extended operations. The interface convention for BDOS calls requires that function code be passed in register CL with parameters passed in register CL or DX depending on whether it is a byte of word value. Byte values are returned in the AL register and word values in registers AX and BX. Table 1 below, from Reference 6, summarizes these conventions. A full description of each BDOS function is given in [Ref.6].

_			
!	BDOS Entry Registers	!	! BDOS Return kegisters !
!	CX Function Code	·	! AL Byte Value !
!	DL Byte Parameter	!	! AX Word Value !
!	DX Word Parameter	!	! BX Word Value !
!	DS Data Segment	· ·	! EX Double Word Offset !
!		!	! ES Segment Address !
-			

Table 1 BDOS Parameter Conventions.

#### E. BIOS SUMMARY

The BIOS is loaded into memory just above the CCP and BDOS modules as illustrated in Figure 5.

Since the BIOS may be configured by the user, it may vary somewhat in length. Individual routines within the BIOS may be at different memory locations. In order to standardize the interface to the BIOS, all accesses to the BIOS are made through the jump vector at the desirning of that module. The BIOS, like the BDCS, also has parameter

Section of the second

CS. DS. ES. SS:! ! Console Cormand Processor and ! Basic Disk Operating ! CS + 2520H:! BIOS Jump Vector ! CS + 253FH:! ! BIOS Entry Points BIOS: ! ! Disk Parameter Tables Uninitialized Scratch RAM

Figure 5 Memory Location of the PICS.

passing conventions. Parameters for routines in the BIOS are passed in the CX register and the DX register when required. Byte values are returned in the BI register and word values in BX.

There are three major types of routines in the BIOS: system initialization/reinitialization, simple character I/O and disk I/O. All simple character I/O operations are assumed to be in ASCII, both upper and lower case, with the high order (parity) bit set to zero. CP/M sees all peripheral devices as "logical" devices. Translation from logical device selection to physical device assignment is

accomplished in the FIOS, thus isolating the CCP and FDOS from nardware dependencies. BIOS routine entry is explained in Digital Research's publication [Ref. 5]. The PIOS also contains the Disk Parameter Tables which contain the description of the disk drive and provide a scratchpad area for certain BDOS operations.

# III. INPUT/OUTPUT DEVICES

In CP/M-85 the CCP and BDOS accomplish all I/O via four "logical" devices. The BIOS assigns whatever physical devices are in that particular system to those logical devices. This mapping in the BIOS preserves the independence of the CCP and BDOS from the nardware configuration.

#### A. LOGICAL I/O DEVICES

the list device, the punch device and the reader. The console is the principal interactive peripheral through which the operating system communicates with the operator. The list device is the principal listing device, usually a nardcopy printer. The punch device is the principal tape punching device, usually a night-speed paper tape punch or teletype. The reader is the principal tape reading device. When the "IOBITE" function is implemented, dynamic logical to physical device mapping may be accomplished as described in Ref. 6.

#### E. PHYSICAL I/O DEVICES

The CONIN, CONOUT, LISTOUT, PUNCH and READER routines in the BIOS define the physical interfaces with peripherals. The system adapter may define, in the BIOS, such devices as cassette tape recorders etc. so long as it is interfaced

with one of the logical devices. In this adaptation the list device and the console device are both mapped to the serial edge connector where the CRT console is connected. The reader is "stubbed" with an "end of file" input, that is, instead of a routine to interface a physical read device, the BIOS simply returns an indication that the read has reen complete. And the punch device map is "stubbed" with a return statement.

#### C. DISK DEVICES

# 1. Hard Disks, Ploppy Disks

There are many implementations of the hard disk technologies. There are fixed and movable head disks, removable disk packs and even combination hard and floppy systems. Floppy diskettes come mainly in the 5" and 8" size, single and double density, single and double sized, and as indicated above in combination with hard disks.

#### 2. Organization of Data

Although each disk drive may be different, data is stored in conceptually the same manner. The disk surface is divided into tracks (or cylinders, if a multi-platter system.) Each track is divided into sectors. Each sector is addressable by the controller, making it the basic unit of storage. In multi-platter and/or multi-head systems, to access the disk the controller must select the proper head/platter as well as the track and sector required.

The amount of data that can be stored on a device is dependent on the size of the device and the recording format. Double density, as the name implies, gives twice as much storage on a diskette as single density. The cost. nowever, is greater.

Although the basic unit of storage is the sector, sectors are not the same size in every system. In general, the larger the sector, the more efficient the storage, but the less efficient the access. Many systems allow the user to select the sector size from a limited set of choices. Sectors are normally a multiple of 128 bytes.

# 3. Interfaces to the Computer

The key to the storage of information on the recording media, at least from the operating system modifier's point of view, is the disk drive controller. The controller itself is usually a microprogrammed microprocessor. The controller handles the actual reading from and writing to the disk in addition to other functions such as seek, format etc. The relative autonomy of the controller frees the operating system from having to handle disk I/O on a primitive level. However, the BIOS, anion is hardware specific, must still communicate with the controller at a fairly low level.

Most microcomputer system I/O is done by DMA. In general the nost operating system creates, somewhere in memory, an entity, often called a "command packet" or "I/O

parameter block" or some similarly descriptive name. The "packet" is usually seven to ten bytes or information which contain the detailed command for the disk drive controller. These "packets" form the sole means of issuing 1/0 commands to the controller.

Normally the disk drive controller/interface shares a bus with the nost system. As a result the controller's command/status registers have device addresses from the bus. In most systems, they can be set by the user prior to system start-up.

The nost system sends the address of the I/O command packet to the command registers of the controller. Upon receipt of this address the controller initiates action to gain control of the bus. When the controller has control of the bus it reads the appropriate number of bytes from the address it was given. The controller decodes this information and then carries out the prescribed operation. The controller may signal completion in various ways, the most common being entering a completion code in the command backet for the host to read, sending an interrupt to the nost processor, or storing the status in an on-board status register for the host to read.

Many systems allow the DMA to be "throttled", that is, the controller gives up control of the bus periodically in order to increase overall system speed.

Other features commonly included in disk drive controllers are: linked I/O, that is, the ability to execute more than one I/O command packet without prompting from the host processor. Multiple sector I/O, that is, the ability to read or write more than one sector in response to a single I/O command packet.

# 4. Examples of Particular Controllers

#### a. iSBC 201 (Single Density MDS)

The iSBC 201, as described in Ref. 7, is the controller/interface for INTEL's INTELLEC MDS 200, an 8050 processor based microcomputer development system.

controller is composed of two circuit boards, a channel board and an interface board. They interface with the host processor via the system MULTIBUS, a system's tusused by INTEL Corporation. The channel board and interface board together handle all communications between the host CPU and the diskette system. They contain an 8-bit microprogrammed processor which can access system memory for obtaining channel commands via DMA. The controller also monitors the disk subsystem status and error conditions and makes their status available to the host CPU.

This diskette system records data by the Frequency Modulation (FM) method, giving a formatted 8" diskette capacity of approximately 256% bytes, divided into 77 tracks of 25 sectors each.

Functionally, the nost CPU must create a command packet in memory for each operation. INTEL calls this packet an I/O Parameter Block (IOPB). An IOPB is ten bytes in length and specifies all the details of the diskette operation to be performed. The CPU, in the case of CP/M-B6, through the BIOS module, sends the address of the IOPB to the controller. Then the controller gains control of the bus, retrieves the IOPB and executes the command. Upon completion the controller posts the diskette subsystem status and, if enabled by the IOPB, sends a completion interrupt to the host CPU. The information in the IOPB consists of:

- Byte 1 the channel word, this byte specifies the enabling of the lock override, random format of the lock override, random format sequence, interrupt control, data word length, successor bit, branch on wait and wait bits.
- Byte 2 specifies the drive selected, data length (8 or 15 bits/word) and the operation to be performed.
- Byte 3 specifies the number of sectors to be transferred.
- Byte 4 specifies the target track number (2-77).
- Byte 5 specifies the first sector to be accessed (126).

- Byte 6 specifies the least significant byte of the buffer address.
- Byte 7 specifies the most significant byte of the
  buffer airess.
- Byte 8 indicates a block number which allows a unique identification of an IOPB during linked IOPB operations.
- Byte 9 contains the least significant byte of the buffer address of the next linked IOPB.
- Byte 10 contains the most significant byte of the buffer address of the next linked IOPB.

The iSBC 201 can execute seven commards:

- 1) recalibrate (seek track 0)
- 2) seek
- 3) format a track
- 4) write data (without address marks)
- 5) write data
- 5) read data
- 7) verify CRC

The controller has seven registers that are accessible to the nost CPU. The nost CPU can read three of the registers: The Result Status register indicates the status of both drives (ready or not ready), the status of the controller for that drive (present or not present), and the status of the controller's interrupt flip-flop

(interrupt pending or completed). The Result Type register indicates whether the Result Byte register contains I/O error codes or ready status. The Result Byte holds the I/O error codes or diskette drive status. The nost CPU can write to four of the controller's registers: Writing anything to the Reset Diskette System register resets the entire diskette subsystem. Writing to the Stop Diskette Operation register terminates I/O after completion of the current operation. The Memory Address Lower register receives the least significant byte of the address of the IOPB. The Memory Address Upper register receives the most significant byte of the IOPB address and when written into signals the controller to retrieve the IOPB and commence the specified operation.

uses only operations 1, b and 6 (seek is implicit in read and write operations). In addition, CP/M-86 does not use linked IOPE's and only does single sector disk accesses. This very much simplifies the I/O routines in the BDOS and the BIOS. Not using the linked ICPE capability allows reducing the IOPEs to the first seven bytes, of which bytes 1 and 3 remain constant. Byte One remains unchanged tecause the mode of disk access remains unchanged. Byte Three, the number of sectors, remains set at one, and the operating system is freed from computing the number of sectors per

access. These simplifications allow the BIOS to have a single IOPB template in memory.

A limitation of the iSBC 201 is its 16-bit addressing. This limitation means that the controller can only address 54% of system memory as compared to the 8056 processor's megatyte of address space. As a result, the external address of the iSBC 86/12 must reside in the first 54% of the megabyte (from 20000H to 0FFFFH). The 910S in this adaptation converts the segment and offset address provided by the BDOS into a 16-bit physical address for the controller.

- program does use the multi-sector access capability of the controller for loading the cold start loader. This requires four IOPBs in the bootstrap program but reduces the number of disk accesses from 53 to four. Considering the specialized function of the bootstrap loader and its lack of interface with the BDOS, this is a very efficient deviation from the otherwise efficient CP/M method of disk access.
  - b. iSEC 202 (Double Density MDS)

The iSBC 202 is the controller/interface for INTEL's INTELLEC MDS 888 microcomputer development system. It is described fully in Ref. 8.

(1) <u>iSBC 202 Controller Operation</u>. From the users point or view this controller is essentially the same as the iSBC 201. The main difference is the recording

format. Modified-Modified Frequency Modulation (MMFM) is used, allowing the same media to hold (formatted) 512K bytes or data, divided into 77 tracks of 52 sectors each. This is twice the capacity of the single density system.

- (2) BIOS Use of the iSEC 222. The interrace to the controller is the same as that of the iSBC 221. The difference in organization and capacity is only evident in the disk definition table "DOUBLE.IIB".
- (3) <u>Bootstrap Use of the 1880 RM2</u>. CP/M's double density formatter formats the first two tracks of a diskette in single density, ie. 26 sectors per track. The cold start loader fits in the first two tracks of a double density in the same way as in single density. As a result, the same bootstrap program will load the cold start loader from both single and double density diskettes.

### c. REMEX RDV 3200

and Ref. 11, is a multi drive unit consisting of a fixed Winchester Technology 14" disk and two 8" flexible diskette drives. The diskette drives are "jumper" selected as either single or double density. In both types the sector size is selectable. The formatted capacity of the fixed disk with sector size set at 128 bytes is 10 megabytes. This data is on 210 tracks of 104 sectors for each of two read/write heads. The single density floppy drives, formatted for 128 bytes per sector, hold 26 sectors on each of 77 tracks for a

total of 256K bytes of storage. Set for double density, the smallest sector size available is 256 bytes. At 26 sectors per track, for 77 tracks, formatted storage is 512K bytes. If this drive were used for CP/M-86 in the double density mode, the difference between diskette sector size (256 bytes) and CP/M-86 sector size (128 bytes) would be handled by a "blocking/deblocking" algorithm like the one provided with CP/M-86.

(1) The RDW Controller. The heart of controller į 5 3 microprogrammed Motorola 6820 8-tit microprocessor. The controller physically resides inside the RDW frame and is linked to the host system by an interface card. This alteration utilized a MULTIBUS interface, which resided in the nost's system MULTIBUS. The interface provides registers for communication between the nost and the controller CPU's. Data can be handled as 8-bit words. 16-bit words or as 8-bit half-words. The controller can accomplish I/O by EMA, programmed I/O or by interrupts. All disk writes are by Modified-Modified Frequency Modulation (MMFM). The disk drive system can also be DMA throttled. which permits other masters to gain access to the system's bus in between accesses by the disk unit.

functionally, the nost CPU must create a command packet in memory for each operation. A command packet is six to fourteen bytes in length and specifies all the details of the disk operation to be performed. In the

DMA mode the nost CPU must test the status register in controller interface to assure that the controller is ready. When the controller is ready the CPU, in the case of CP/M-86, through the BIOS module, sends the address o ť packet to the controller interface. Then controller gains control of the bus, retrieves the command packet and executes the command. Upon completion, controller posts the disk subsystem status in the command packet in system memory and, if enabled by the command packet, sends a completion interrupt to the nost CPU. command packet consists of six to fourteen bytes. This controller supports five types or operations. The size of the packet and the information it contains are determined by the operation to be performed. The five operations supported are:

- 1) read data/write data
- 2) write I.D. and data for single record (fixed disk only)
- 3) copy from one drive to another
- 4) format designated disk
- 5) maintenance package

The controller has four registers that are accessible to the nost CPU. The base address of these registers is switch selectable. The base address plus one is the status register, from which the host CPU determines

system status. The base address plus three receives the lower byte of the address of the command packet. The case address blus two receives the middle byte of the command packet address. The base address receives the upper byte of the packet address (RDW 3200 supports 24-bit addressing) and when written into signals the controller to start DMA.

would use only the read/write operation. The fact that the hard disk has more than one head would require that the BIOS disk definition table look like one continuous set of tracks and that prior to initiating DMA, the BIOS translate a logical track number to a physical head and track number. The read and write packets have the same format which requires only one packet template in the BIOS. That packet takes the following form; indicated as 16-bit words:

Word 0 - I/O modifiers (linked I/O,interrupts,etc.), operation and drive selected.

Word 1 - status word - written by controller.

Word 2 - track number.

Word 3 - nead and sector start number.

Word 4 - lower 16 bits of DMA address.

Word 5 - nigh byte of DMA address.

Word 6 - transfer word count.

Although the RDW supports 24-bit addressing, it requires a 24-bit physical address, not the

segment and offset type address provided by the BIOS. Therefore the BIOS must translate the addresses before placing them in the command packet and before sending them to the interface.

: .

bootstrap program would use the multi-sector access capability of the controller for loading the cold start loader (the command packet specifies the number of words to be transferred). If the operating system were to be loaded from a diskette, the bootstrap operation would be very much like that described for the iSBC 201. For a system load from the hard disk the bootstrap program could load the operating system without the use of a cold start loader. This would only require two disk accesses, one to determine the load location and the other to actually load "CPM.SYS".

# IV. ALTERATION OF CP/M-86

# A. CHANGES REQUIRED TO IMPLEMENT CP/M-86

As distributed, CP/M-86 is set up for operation with an Intel SBC 86/12 microcomputer and an Intel SBC 274 diskette controller with a Snugart SA-807 floppy disk drive. Since CP/M-86 is modular, only the BIOS need be modified for "non standard" hardware. The distribution version includes source code for its BIOS and a sceletal BIOS to aid in the construction of a customized version. Although the distribution version does not provide a bootstrap ROM, the source code for the program is provided. This source code provided an example for the creation of a customized bootstrap program. The bootstrap ROM is available from Digital Research.

The changes required to customize the BIOS can be divided into four types. The first consideration is the computer selected for the implementation. If an 8086/8088 based computer other than the iSBC 86/12 were chosen, the computer initialization, including the constant definitions for USART ports and character I/O routines such as console status, console input and console output, have to be changed to match the host hardware. Since the iSBC 86/12 was used, no changes were required in this portion of the BIOS. Second, if the disk drive controller or other DMA device is

not an iSBC 204, the controller port definitions and the routines which actually communicate with the controller must be altered. The "execute" and "sendcom" routines were the bulk of the modification. These routines check system status, translate system commands to the language of the controller, deliver the commands to the hardware and handle any hardware errors. Third, if any other serial or parallel I/O device is to be used, the appropriate initialization and execution routines must be written. The fourth consideration is the disk definition table which is assembled with the BIDS via an "include" statement. Disk parameter tatles must be created to describe the disk system. Disk parameter tables are discussed in the next section. In this version only the second and fourth types of modifications were necessary and those changes are reflected in Appendix A (single density) and Appendix B (double density). Appendix D contains the distribution BIOS. After assembling the BIOS, the nexadecimal code, "BIOS.H86", is appended to "CFM.H86" and a command file is generated by the method described in Ref. 6 using the GENCMD utility. The file created is named "CPM.SYS" and is the operating system.

## B. DISK PARAMETER TABLES

The disk parameter table serves to define the organization of the storage media for the BDOS file management functions. The disk definition consists of the

sequence of statements in Figure 6 (as snown in Ref. 6). The DISKS statement defines the number of drives in the system, with n being an integer from 1 to 16. A series of DISKDEF statements follow. Each statement defines the characteristics of a logical disk. Ø through n-1. DISKDEF statements are formed as defined in Ref. 6. The format is snown in Figure 7.

DISKS n
DISKDEF v...
DISKDEF 1,...
DISKDEF n-1
ENDEF

Figure 6 BIOS Disk Derinition File.

DISKDEF dn.fsc.lsc.[skf],bls.dks.dir.cks.ofs.[v]

## wnere

dn	is the logical disk number, 0 to n-1
f5c	is the first physical sector number (V or 1)
15C	is the last sector number
skť	is the optional skew factor
bls	is the data allocation block size
d k s	is the disk size in bls units
dir	is the number of girectory entries
CKS	is the number of "checked" directory entries
ofs	is the track offset to logical track &&
[0]	is an optional 1.4 compatibility flag

Figure 7 DISKDEF Statement Format.

The disk tables may be generated by hand or by executing the GENDEF utility program. The table provided with the

distribution version, called "SINGLES.LIB", was generated from the source file "SINGLES.DEF" by the GENDEF utility running under CP/M-80. This table was correct for the single density implementation. It was necessary to create a new table for the souble density system. This file is called DOUBLE.DEF. Table generation is described fully in Section 6 of Ref. 5. The disk parameter tables are listed in the BIOS right after the "include" statement (see Appendices A and B).

#### C. COLD START

# 1. The Cold Start Loader

Since CP/M-86 is too large to fit in the first two (system) tracks of a diskette, it is loaded into memory in two st ps. First, a cold start loader is loaded from the first two tracks into memory. Next the loader loads the operating system and transfers control to it. The loader ("LOADER.CMD") is a simplified version of CP/M-86 with enough power to locate the operating system file "CPM.SYS" on the current disk, make the proper initializations, load CP/M-86 into memory and then transfer program control to it. The loader is created from files LDCPM, IDBDOS and the loader version of the BIOS. The loader BIOS is generated from the same source code as the BIOS by setting the software switch "LOADER\_BIOS" equal to true prior to assembly.

The loader program is moved to the first two tracks of a diskette by the LDCOPY utility if running on a working CP/M-86 system. If development is done on a CP/M-82 system this can be accomplished with the DDT and SYSGEN utilities. Ref. 6 errs in its discription of the latter procedure. The correct procedure is described in the next chapter.

## 2. The Bootstrap ROM

In order to get the cold start loader into memory, there must be a bootstrap loader of some kind. This boot loader must initialize the programmable chips on the single board computer and the disk drive controller which will access the operating system lisk. It then loads the first two tracks of the diskette in the system disk drive into memory and then transfers control to the program loaded. "LOADER.CMD". The bootstrap program is normally resident in a read only memory (ROM) or electrically programmable ROM (EPROM) and is then referenced to as the boot ROM.

The distribution version of CP/M-86 also contains the listing for a bootstrap RCM (ROM.886). The boot RCM itself is available from Digital Research. When installed, it becomes part of the 8086 address space. Upon system reset, the processor begins execution at effective address OFF000H, which is the top paragraph of the 1SBC 86/12 EPROM space. The bootstrap program is nardware dependent which necessitated the creation of a customized initial loader for this implementation.

Intel's SBC 357 Execution Venicle Monitor (EVM) occupies the EPROM locations when installed in the iSEC 36/12 and is currently in use at the Naval Postgraduate School. In order to retain the use of the iSEC 367 and to simplify implementation, the customized bootstrap program has been embedded in a free area of the EVM's EPROMS. Since the monitor initializes the single board computer when it is started, the CP/M-86 bootstrap task is simplified. The bootstrap program listing is in Appendix C. It is a modified version of the "debug" version of Digital Research's ROM program. The modified bootstrap program is located at effective address @FFD40H. It may be executed from the EVM by executing the command GFFD4:0 or its equivalent.

# V. CONCLUSIONS AND RECOMMENDATIONS

#### A. ADAPTATION DIFFICULTY

Modification of CP/M-80 is a straightforward simple procedure if one is familiar with CP/M on a system's software level and with at least some representative nardware. If one does not have such a tackground (the author did not), the task is not overwhelming, but considerably more difficult. The novice will probably invest much time and effort in investigating "dead ends" because of not understanding the logical design of the operating system. A particularly vexing problem encountered in the adaptation was that in the later stages of development, every error in the corrected software seemed to destroy the information on the diskette, making debugging difficult and requiring frequent regeneration of software. During this period of "destructive testing" approximately 90% of the time and effort were spent on such overhead and only 12% on actual debugging. The real problem there was not the time lost but the interruption in the train of thought.

Documentation inadequacies are another source of problems. The alteration guide for CP/M-86 provided by Digital Research (Ref. 6) assumed a thorough knowledge of CP/M-80, which was not possessed by the author. The CP/M-80 documentation also seemed to assume a thorough knowledge of

the operating system's modules. In addition, there were several errors in the alteration guide.

The procedure for moving the cold start loader to tracks zero and one under CP/M-80 is incorrect and if followed the first 802H bytes of the program will be lost. A correct procedure is to load the cold start loader with DDT, move the program so that it starts at 900H, exit DDT and finally call the SYSGEN utility. A correct sequence of commands looks like this:

DDT LOADER.CMD

T1100,1800,1900

ma00.1100.1200

mark, ace, ckk

7100,400,900

<CONTROL-C>

SYSGEN

<CR>

B

<CR>

The documentation for the 8085 assemblers, "ASM86.COM" and "ASM86.CMD" also contains errors. According to the user's manual, [Ref. 2], the "device switch" for the listing device is "P". The correct switch is "Y".

The technical manuals provided with the disk drives and controllers used rather ambiguous and non standardized

terms. This often required experimentation to determine what was really meant.

Resolution of the above difficulties, however, was a good learning experience for the author.

## b. RECOMMENDATIONS FOR FUTURE HARD DISK ADDITION

# 1. Discussion

Although there are several methods of accomplishing disk I/O, DMA seems to be the simplest to implement and debug. A future hard disk addition would greatly enhance CP/M-86's usefulness. In this vein, a nard disk/floppy disk combination would be ideal. The combination of nara and floppy disks would provide the speed and storage capacity on one hand (from the hard disk) and the ability for the user to keep copies of his riles where he is assured of their security and integrity. However, inclusion of the iSBC 201 or 202 is not recommended. The limited addressing capability tnese controllers would hinder overall of system effectiveness and force the processor to operate in the bottom 64% of the address space. As a rule of thumb, if more than one device is to be aided to the basic system, only one device should be added at a time.

### 2. Template for Adaptation

Given that a hard disk is to be installed in place of the diskette system, the following procedure should be followed:

First, the CP/M-86 BIOS should be studied conjunction with the current hardware to see now interface is currently accomplished. The system modifier must understand now the operating system interacts with hardware before creating his own interface. Second, the target nardware must be studied. The electronics are not important, but what the hardware does logically and now it communicates with tne controller is paramount. Ιn particular, the organization of data on a disk drive must be thoroughly understood. In the organization of data is selectable. the most efficient and straightforward organization must be chosen. If it is not selectable and not directly compatible with the BDOS, a "blocking/deblocking" or some other scheme must be considered. Third, a disk definition must be written to reflect the organization of the disk. If the logical organization of data does not match its physical organization, the executing routine in the BIOS would have to make the translation. For example. in a multi nead disk system, the tracks would have to be numbered in the disk definition as though they were on the same platter (logical org.), the BPOS would select a sector and a "logical" track for I/O, but before sending the channel command the BIOS would have translate that "logical" track number to a head and track combination. Fourth, a template for the channel command should be placed in the BIOS with appropriate variable names to allow the BDOS to

provide as much information directly as possible. Fifth, write the "execute" routine. This routine, the bulk of the coding, must complete the channel command, prepare the disk for access, send the activating command, check completion status and namile hardware errors. This step requires a good knowledge of the target disk system and is very much dependent on the disk chosen. Sixth, once the revised BIOS is written, it must be assembled (in the loader version too. if booting from a floppy disk). The files "CPM.H86", "BIOS.H86" and "PAT2.H86" are combined into "CPMX.H86". This resulting file is converted to executable form by executing the command "GENCMD CPMX 8080[A40]" as described in Ref. 6. The resulting file is then renamed "CPM.SYS".

The bootstrap program will be very simple. It can be written to explicitly read the first sector of the disk, to determine the loading target address, and to read the following 76 (128 byte) sectors. Once the BIOS has been modified, the bootstrap program will be almost a trivial subset of that code.

### APPENDIX A

title 'Customized Basic I/O System'

```
; *********************************
;™ This Customized BIOS adapts CP/M-86 to
;* the following nardware configuration
      Processor: iSBC 8612
Controller: iSEC 211
; 🌣
; 74
      Memory model: 8080
, 22
; <del>*</del>
      Programmer: M.B. Candalor
; 7
      Revisions:
* **********************************
              equ -1
true
              equ not true
false
              equ 0dh ;carriage return
Cr
1 f
              equ gan ; line feed
max_retries
              equ 10 ; for aisk i/o, before perm error
; 74
; Loader_bios is true if assembling the
; # LOADER BICS, otherwise BIOS is for the
; # CPM.SYS file.
; **
LOADER_BIOS
             EOU TRUE
              equ 224 ; reserved BDOS interrupt
bdos_int
           not loader_bios
bios_code
             equ 2500n
            equ 0000n
ccp_offset
             equ &B&6n ; BDOS entry point
ogos_ofst
       ENDIF ; not loader_bios
             loader_blos
; ;
            equ 1200n istart of LDBIOS
pios_code
            equ 0003h ; base of CPMLOADER
ccp offset
              equ 8486n ;stripped BDCS entry
bdos_ofst
```

```
ENDIF
             ;loader_bios
                    ; IB251 status port
      equ Vaan
CSIS
cdata
      equ ØdSn
                           1a ta
; F INTEL iSBC 201 Disk Controller Ports
equ
             Ø78n
D359
             base+1
rtype
      equ
             base+3
rbyte
      equ
reset
      equ
             base+7
dstat
      equ
             base
ilow
      equ
             base+1
inign
      equ
             base+2
      cseg
             ccpoffset
      org
cop:
      Org
             bios_code
; * BIOS Jump Vector for Individual Routines
jmp INIT
              ;Enter from BOOT ROM or LOADER
שם WBOOT
              ;Arrive here from BDOS call 0
 jmp CONST
              return console keyboard status
 jmp CONIN
              ;return console keyboard char
 imp CONOUT
              ;write char to console device
 jmp LISTOUT
              ; write character to list device
 jmp PUNCH
              ;write character to punch device
 jnp READER
              ;return char from reader device
 jmp HOME
              imove to trk 20 on our sel drive
 ing SELDSK
              ;select disa for next rd/write
 imp SETTRK
              ;set track for next rd/write
 jnp SETSEC
              iset sector for next rd/write
 jmp SETUMA
              iset offset for user buff (DMA)
 jmp READ
              ;read a 128 byte sector
 jnp WRITE
              jurite a 128 byte sector
 inp LISTST
              return list status
```

```
inp SECTRAN
               ;xlate logical->physical sector
 jnp SETDMAP
               iset see base for buff (DMA)
                return offset of Mem Desc Table
 jmp GETSEGT
                ;return I/O map byte (ICBYTE)
 inp GETIOBE
                jeet I/O map byte (IOEYTE)
 jnp SETIOBF
; ₩
; ™ INIT Entry Point, Differs for LDFIOS and
; BIOS, according to "Loader_Bios" value
INIT:
       ; print signon message and initialize nardware
       mov ax.cs ; we entered with a JMPF so use
                      ;CS: as the initial value of SS:.
       mov ss.ax
       mov ds,ax
                      ; DS:,
       mov es,ax
                      ;and ES:
       ;use local stack during initialization
       mov sp.offset stkbase
       cid
                      iset forward direction
       IF
             not loader_blos
; !
       ; This is a BIOS for the CPM.SYS file.
       ; Setup all interrupt vectors in low
       ; memory to address trap
                      ;save the DS register
       pusa ds
       mov IOBYTE, &
                      iclear IOBYTE
       mov ax.0
       mov ds,at
       mov es.ax
                      ;set ES and DS to zero
       ; setup interrupt 0 to address trap routine
       mov int@_offset.offset int_trap
       mov int0_segment,CS
       mov di,4
       mov Si. 0
                      ; then propagate
       70v cx,510
                      ;trap vector to
       rep movs ax,ax ;all 255 interrupts
       ; BDOS offset to proper interrupt
       mov bdos_offset,bdos_ofst
                      restore the DS register
       (additional CP/M-86 initialization)
       ENDIF
               ;not loader_tios
       IF
               loader_bios
```

```
;This is a BIOS for the LOADER
       push is
                     isave data segment
       mov ax, Ø
       mov ds,ax
                     spoint to segment zero
       ;BDOS interrupt offset
       mov bdos_offset,baos_ofst
       mov bios_segment,CS ;odos interrupt segment
       (additional LOADER initialization)
                    restore data segment
       ENDIF ;loader_bios
       mov bx, offset signon
       call pmsg ; print signon message
       mov cl, Ø
                     jdefault to dr A: on coldstart
       јтр сср
                    jump to cold start entry of CCP
WEOUT: jmp ccp+6
                    ;direct entry to CCP at command level
       IF not loader_bios
int_trap:
      cli
                     ; block interrupts
       mov ax,cs
       mov 45, ax
                     jget our data Segment
       mov or, offset int trp
       call pmsg
                     inardstop
; ;
       ENDIF ; not loader_bios
; *
; **
    CP/M Character I/O Interface Routines
; 7
    console is USART (18251A) on iSEC 8612 #
                at ports DE/DA
COVST:
             ; console status
      in al, csts
       and al.2
       jz const_ret
       or al,255
                     ;return non-zero if rda
const_ret:
       ret
                     ;rcvr data available
```

CONIN: ; console input call CONST jz CONIN ;wait for RDA in al,cdata iread data & remove parity bit and al,7fh :TUCKCO iconsole output in al, csts and al.1 iget console status 12 CONOUT mov al,cl out ciata, al itransmitter buffer is empty ; then return data ret LISTOUT: ilist device output inot implemented ret LISTST: ;poll list status ;not implemented ret PUNCH: ;write punch device inot implemented READER: mov al, lan ireturn eor for now ret GETIOBF: MOV AL. 0 GETHEMELIGHT TON ETYBOLE; ret SETIOBF: flooyte not implemented ret ; Routine to get and ecno a console character and snift it to upper case uconecno: call CONIN ;get a console character pusa ax mov cl.al ;save and call CONOUT pop ax jecho to console cmp al. a'

;less than 'a' is ok

preater than 'z' is or

jb uret cmp ai, z'

ja uret

```
sub al, 'a'-'A' ;else snift to caps
uret:
        ret
DTSE:
        mov al.[BX]
                       iget next char from message
        test al.al
        jz return
                       ;if zero return
        mov CL.AL
        Call CONOUT
                       ; print it
        inc BX
        jmps pmsg
                       inext Character and loop
; 7X
; *
           Disk Input/Output Routines
                                            44
; *
*******************************
SELDSK:
               ;select disk given by register CL
ndisks equ
               2 jnumber of disas (up to 16)
        mov disk,cl
                       isave disk number
        mov bt. ggggh
                       ;ready for error return
        Cmp cl,ndisks
                       in beyond max disks?
        inb return
                       return if so
        mov cn.0
                       ;double(n)
        mov bx,cx
                       ; Dx = n
       mov cl,4
                       ;ready for *16
        snl bx.cl
                       ; n = n * 16
        mov cx.offset ipbase
        add bx.cx
                       ; dpbase + n = 16
return: ret
                       ipx = .dpn
HOME:
        ;move selected disk to nome position (Track 2)
       mov io com, nomcom
        mov trk.0
        call execute
        ret
SETTRK: ; set track address given by CL
       mov trk.CL
       ret
SETSEC: ; set sector number given by cl
       mov sect.CL
        ret
SECTRAN: itranslate sector CX using table at [DX]
       mov cn.Ø
       mov bx,cx
       add bx,dx
                       ;add sector to tran table aidress
       mov bi, [bx]
                       iget logical sector
```

```
ret
SETDMA: ; set DMA offset given by CX
       mov ama adr.CX
        ret
SETDMAB: ; set DMA segment given by CX
       mov dma_seg,CX
        ret
GETSEGT: ; return address of physical memory table
       mov bx.offset seg_table
        ret
All disk I/O parameters are setup:
; 75
                                   (SELISK) *
      DISK
             is disk number
, 45
      TRK
               is track number
                                   (SETTRK) *
; ×
      SECT
                                  (SETSEC) →
              is sector number
; *
    DMA ADR is the DMA 1sb offset
;* READ reads the selected sector to the DMA**
;* address, and WRITE writes the data from *
; ;,¢
   the DMA address to the selected sector
$ 公主业务业业公共企业业业业工业公共政策的政策的政策的关系的现在分类的企业的企业的企业
READ:
       mov cl.4
       mov al, disk
                      ; combine disk selection
        sal al.ci
                       ;with opcode
        or al, recode
       mov io_com,al ; create iopt
        imps execute
WRITE:
       mov cl,4
       mov al, disk
        sal al,cl
        or al.wrrode
                      create lobb for write
       mov io_com,al
EXECUTE:
outer_retry:
       mov rtry_cnt,max_retries
retry:
        in al, rtype
                       icigar controller
        in al, royte
        call sendcom
```

```
iale:
        in al,1stat
                         ;wait for completion
        and al.4
                         ; ready
        jz idle
į
        check i.o. completion ok
        in al.rtype
        00 unlinked i/o complete
                                         21 linked 1/o comp
        12 disk status changed
                                         11 (not used)
        must be a 00 in al
        test al.100
                         ; ready status change?
        JNZ WREADY
        OR AL, &
                         ;some other error, retry
        jnz werror
i
        check i/o error bits
        in al.rtyte
        rci al,1
        mov err_code,80n
        jb wready
                        junit not ready
        rcr al,1
        mov err_code,al
        and al. Ofen
                         ;any other errors?
        inz werror
        read or write is ok, al contains &
;
        ret
wready: ;not ready, treat as an error for now
        in al, rbyte
                        ; clear result tyte
        jmps trycount
werror: ; return nardware malfunction
trycount:
        dec rtry_cnt
        jnz retry
        mov al,err_code
        Nov an. K
        mov ox, ax
                         ;make error code 16 bits
        mov bx,errtb1(BX)
        call pmsg
                         iprint appropriate message
        in al,cdata
                         iflush usart receiver buffer
        call uconecno
                         fread upper case console character
        cmp al, 'C
        je #boot_1
                         ; cancel
        cmp al. R
        je outer retry cmp al, I
                        retry 10 more times
        je z ret
                         ;ignore error
        or al.255
                         ;set code for permanent error
z_ret: ret
```

```
;can't make it w/ a snort leap
wboot_1:
       jmp WBOOT
; *
; XX
   sendcom sends the address of the lopb to
                                            *
; *
     the iSBC 201
sendcom:
       MOV CL.4
       MOV AX, DMA SEG
       SAL AX, CL
       AUD AX, DMA_ADR
       MOV IO ADR, AX MOV CL, 4
       MOV AX,CS
       SAL AX.CL
       ADD AX, OFFSET CHANCMD ; ADD SEG & OFFSET FOR 281
       out ilow, al
       mov cl.8
       sar ax, cl
       out inigh, al
#
               Data Areas
* <u>***********************</u>
data_offset
              equ offset $
       dseg
              iata_offset
                            ; contiguous with code segment
       org
IDBYTE
      d b
disk
       d b
              Ø
                     ;disk number
chancmd db
              eøn
                     ;iopo cnannel word
10_COM
       d b
              \mathbf{c}
       d b
              1
nsec
                     inumber sectors to xier
trk
       d b
sect
       d b
                     ;start sector
IO ADR
      DW
              OOCOE
                     ;PHYS ADDR FOR SBC201 USE
dma_adr dw
                     ;DMA adr (default)
              0080n
                     ;DMA Base Segment
dma_seg dw
              e
HOM COM EQU 3
RDCODE EQU 4
```

```
ERR CODE DE CUR
VRCODE EQU 5
            ΙF
                      loader bios
; !
                       cr.1r.cr.1r
'CP/M-86 Version 1.2',cr.1r.2
Signon
           d b
            d b
            ENDIF ; loader blos
            IF
                       not loader_bios
; |
signon db
                       cr,1f,cr,1f
            d b
                       'System Generated 04/28/91'
            d b
                       cr.lf.2
; ;
            ENDIF
                       ;not loader_bios
int_trp db
                        cr.ir
                        'Interrupt Trap Halt'
            d b
            d b
                       cr.lf.2
errtbl
           dw er0,er1,er2,er3
            dw er4,er5,er6,er7
            dw er8,er9,erA,erB
            iw erC.erD.erE.erF
            dw erl0.er20.er40.er80
           db cr.if. Nuil Error ??'.@

1b cr.if. Deleted Record :'.@

db cr.if. CRC Error :'.@

db cr.if. Data Overrun-Underrun :'.@
erø
er1
er2
er3
er4
           do cr.lf, Seek Error : '.0
er5
           equ erø
ers
           equ erØ
er7
            equ erø
           db cr.lf, Address Error: ',0
db cr.lf, Write Protect: ',0
db cr.lf, 'ID CRC Error: ',0
db cr.lf, 'Write Error: ',0
db cr.lf, Sector Not Found: ',0
618
er9
erA
```

db cr.lf. No Address Mark : '.@ db cr.lf. Data Mark Error : '.@

erB erC erD

erE erF erlø

erzø

er40

equ erø

equ er3

equ er9

equ erB

```
do cr.1f. Drive Not Ready : ', &
rtry_cnt db 0 ;disk error retry counter
       System Memory Segment Table
segtable db 1 ;1 segments
       dw tpa_seg dw tpa_len
                      ;1st seg starts after BIOS
                      jand extends to 28000
       include singles.iib ; read in disk definitions
loc stk rw 32 ; local stack for initialization
stkbase equ offset $
lastoff equ offset $ tpa_ser equ (lastoff+0400n+15) / 16
tpalen equ 0F00n - tpa_seg
               ffill last address for GENCMD
; ¥
; ×
           Dummy Data Section
* ***************
               Ľ
                       jabsolute low memory
       OTE
               Ø
                       ; (interrupt vectors)
int0_offset
               ľW
                      1
int0_segment
               I W
       pad to system call vector
               2 = (bdos_int-1)
       TW
bios_offset
               LA
                       1
bdos_segment
               rw
                       1
       END
rtry_cnt db & ;disk error retry counter
```

#### APPENDIX E

title 'Customized Basic I/O System'

```
; This Customized BIOS adapts CP/M-86 to
;* the following hardware configuration
     Processor: 1SBC 8612
Controller: 1SBC 202
; *
; 7
; ×
      Memory model: 8080
; *
; <del>*</del>
     Programmer: M.B. Candalor
; *
     Revisions:
equ -1
true
             equ not true
ralse
             equ Ødn ; carriage return
CT
11
             equ Can ;line feed
max_retries
            equ 10 ; for disk i/o, before perm error
* * ********************
; *
; * Loader_bios is true if assembling the
; # LOADER BIOS, otherwise BIOS is for the
; * CPM.SYS file.
; *
EQU TRUE
LOADER BIOS
             equ 224 ; reserved BDOS interrupt
bios_int
             not loader_bios
bios_code
             equ 2500n
ccp_offset
            equ 0000n
             equ Ø806n ; BUOS entry point
bios_ofst
       ENDIF
             ;not loader_blos
             loader_bios
; ;
            equ 1200h ; start or LDBIOS
bios_code -
            equ 0003h ; base of CPMLOADER
ccp_offset
             equ 0426n ;stripped BDOS entry
bios_ofst
```

```
ENDIF
              ;loader_bios
                      ;18251 status port
       equ Vdan
cdata
       equ oden
                             data
; * INTEL iSBC 202 Disk Controller Ports
278n
base
       equ
       equ
              base+1
rtype
              base+3
rbyte
       equ
              tase+7
reset
       equ
dstat
       equ
              Dase
ilow
       equ
              base+1
              base+2
inizn
       equ
       cseg
       Org
              ccpoffset
ccp:
       org
              bios_code
; * BIOS Jump Vector for Individual Routines
* <u>***********************</u>
               ;Enter from BOOT ROM or LOADER
 jmp INIT
 jπp ¥B00T
               ;Arrive here from BDOS call &
 jnp CONST
               ;return console keyboard status
 jmp CONIN
               ;return console keyboard char
 jmp CONOUT
               ;write char to console device
 INCERIL ont
               ;write character to list device
 jmp PUNCH
               ;write character to punch device
 jmp READER
               freturn cnar from reader device
               imove to trk 00 on cur sel drive
 јпр НОМЕ
               ;select disk for next rd/write
 ind SELDSK
 jnp SETTRK jnp SETSEC
               ;set track for next rd/write
               iset sector for next rd/write
 jnp SETDMA
               ;set offset for user buff (DMA)
 jmp READ
               ;read a 128 byte sector
 jmp WRITE
               ;write a 128 byte sector
 jno LISTST
               return list status
```

```
jnp SECTRAN
                ;xlate logical->pnysical sector
 Jmp SETDMAB
                iset see base for buff (DMA) 
ireturn offset of Mem Desc Table
 ind GETSEGT
 jmp GETIOBF
                ;return I/O map byte (IOBYTE)
 imp SETIOBE
                ;set I/O map byte (IOBYTE)
* 1,5
; # INIT Entry Point, Differs for LDBIOS and
; * BIOS, according to "Loader_Bios" value
; print signon message and initialize nardware
INIT:
       mov ax,cs ; we entered with a JMPF so use
                       ;CS: as the initial value of SS:.
       mov ss.ax
                       ;DS:,
       mov ds, ax
       mov es,ax
                       ; and ES:
       juse local stack during initialization
       mov sp. offset strbase
       old
                       ;set forward direction
               not loader_blos
; ;
       ; This is a BIOS for the CPM.SYS file.
       ; Setup all interrupt vectors in low
       ; memory to address trap
                       ;save the DS register
       pusa ds
       mov IOBYTE.Ø
                       ;clear IOBYTE
       nov ax. &
       mov ds, ax
       mov es,ax
                      ;set ES and DS to zero
       ; setup interrupt \ell to address trap routine
       mov int0_offset.offset int_trap
       mov int@_segment.CS
       mov di,4
       mov si,0
                       itnen propagate
       mov cx,51%
                       ;trap vector to
       rep movs ax, ax ; all 256 interrupts
       ; BDOS offset to proper interrupt
       mov bdos_offset,bdos_ofst
       pop as
                       restore the DS register
       (additional CP/M-S5 initialization)
       ENDIF
               ;not loader_plos
       IF
               loader_bios
```

TOTAL TOTAL

```
This is a BIOS for the LOADER
       pusa as
                    ;save data segment
       mov ax. &
                    ;point to segment zero
       nov is, ar
       ; BDOS interrupt offset
       mov bios_offset.bios_ofst
       mov bdos_segment.CS ;bdos interrupt segment
       (additional LOADER initialization)
;
             restore data segment
       pop ds
       ENDIF ;loader_bios
       mov bx.offset signon
       call pmsg ; print signon message
                     idefault to ar A: on coldstart
       MOV CI.E
                     jump to cold start entry of CCP
       jmp ccp
WECOT:
       jmp ccp+6
                    idirect entry to CCP at command level
       IF not loader_bics
int_trap:
                    ; block interrupts
       cli
       mov ax.cs
       mov ds.ax
                    iget our data segment
       mov bx.offset int_trp
       call pmsg
       hlt
                     ; hardstop
              ;not loader_bios
; ×
; *
   CP/M Character I/O Interface Routines #
; **
; 🛪
    console is USART (18251A) on iSEC 8612 #
                at ports D8/DA
CONST:
             ; console status
       in al, csts
       and al,2
       jz const_ret
       or al,255 ; return non-zero if raa
const_ret:
       ret
                    revr data available
```

CONIN: joonsole input call CONST 12 CONIN ;wait for RDA in al.cdata and al.7fn fread data & remove parity bit ret :TUCKCD ; console output in al.csts and al,1 get console status jz CONOUT mov al.cl out cdata, al ;transmitter buffer is empty ret itnen return data LISTOUT: ; list device output ;not implemented ret LISTST: ;poll list status ;not implemented ret PUVCH: ;write punch device inot implemented READER: mov al,lan ;return eof for now ret GETIOBF: 9, JA TCM ; IORYTE NOT IMPLEMENTED ret SETIUEF: ret ;lobyte not implemented ; Routine to get and echo a console character and snift it to upper case uconecho: call CONIN iget a console character pusn ax mov cl,al ;save and call CONOUT pop ax cmp al. a' jecno to console jb uret cmp al. z ;less than 'a' is or

igreater than 'z' is ok

ja uret

```
sub al. a'-'A' ;else shift to maps
uret:
       ret
nms #:
       nov al, [BX]
                       iget next char from message
       test al.al
                       ;if zero return
       jz return
       mov CL, AL
       call CONOUT
                       ; orint it
       inc EX
       jmps pmsg
                       inext character and loop
; *
: 75
           Disk Input/Output Routines
1.74
SELDSK:
               ; select disk given by register CL
ndisks equ
               2 inumber of disks (up to 16)
                     ;save disk number
       mov disk.cl
       mov br, wwwn
                       ;ready for error return
       emp cl,ndisks
                      ;n beyond max disxs?
       jnb return
                      jreturn if so
       mov ca, Ø
                       ;double(n)
       mov bx.cx
                       ; bx = n
                       ready for *16
       70V C1,4
                      in = n = 16
       sal bx.cl
       mov ex, offset ipbase
                      idptase + n * 15
       add bx,cx
return: ret
                       idx = .dpn
       ;move selected disk to home position (Track 2)
HOME:
       mov io com.nomcom
       mov trk.&
       call execute
       ret
SETTRK: ; set track address given by CL
       mov trk.CL
       ret
SETSEC: ; set sector number given by ol
       mov sect.CL
       ret
SECTRAN: ;translate sector CX using table at [DX]
       mov cn. Ø
       mov bx.cx
       TEST DX.EE
                       IS THERE A SKEW?
       JZ NO SKEW
                       IIF NOT. RET
```

on that the color colors

```
add bx,dx
                      jadd sector to tran table address
       TOV bl. [bx]
                      jest logical sector
       ret
ND_SKEW:
       ADD BK,1
       RET
SETUMA: ; set DMA offset given by CX
       mov dma_adr,CX
SETUMAB: isst DMA segment given by CX
       mov dma_seg.CX
       ret
GETSEGT: ; return address of physical memory table
       mov bx. offset seg_table
       ret
; ×
   All disk I/O parameters are setup:
; *
                                  (SELDSE) *
      DISK
              is disk number
; ¥
                                  (SETTRK) *
      TRK
               is track number
; *
      SECT
               is sector number
                                  (SETSEC) *
; 🕫
       IO_ADR
              IS THE PHYS ADDR FOR DMA
; #
      DMA ADR is the DMA 1st offset
; ×
   READ reads the selected sector to the DMA**
   address, and WRITE writes the data from
; ₩
; 7
                                          ᅏ
   the DMA address to the selected sector
; ==
READ:
       mov cl,4
       mov al.disk
                       ; combine disk selection
       sal al,ci
                       ;with opcode
       or al, rdcode
       mov io_com,al
                      ;create lopb
       jmps execute
WRITE:
       mov cl,4
       mov al, disk
       sal al.cl
       or al,wrcode
                      ;create lopb for write
       mov io_com.al
EXECUTE:
outer retry:
```

. . Commission Company

```
mov rtry_cnt,max_retries
retry:
                          ; clear controller
        in al.rtype
        in al, rbyte
        call sendcom
idle:
        in al,1stat
                          ; wait for completion
        and al,4
                          ready
        jz iale
        cneck i.o. completion ok
        in al, rtype
        00 unlinked i/o complete
                                           %1 linked 1/o comp
                                           11 (not used)
        10 disk status changed
        must be a 00 in al
        test al,10b
                         ;ready status change?
        JNZ WREADY
        OR AL, Ø
                          ;some other error, retry
        jnz werror
        cneck i/o error bits
;
        in al, rbyte
        rcl al,1
        mov err code,80h
        jb wready
                         junit not ready
        rcr a1,1
        mov err code, al and al, \overline{\vartheta} feh
                          ;any other errors?
        jnz werror
        read or write is ok, al contains &
        ret
wready: ;not ready, treat as an error for now
                         clear result byte
        in al, royte
        jmps trycount
werror: ;return nardware malfunction
trycount:
        dec rtry_cnt
        jnz retry
        mov al,err_code
        mov an.@
        nov bx, ax
                          ;make error code 16 bits
        mov bx,errtbl[BX]
                          ;print appropriate message
        call pmsg
        in al,cdata
                          iflush usart receiver buffer
        call uconecno cmp al. C
                          ;read upper case console character
        je wboot_1
                          ; cancel
```

```
cmp al, 'R'
      je outer_retry onp al, I
                   ;retry 10 more times
       je z_ret
                    ;ignore error
      or aI,255
                    ;set code for permanent error
z_ret: ret
                    ; can't make it w/ a short leap
whoot_1:
      TOCAH gmt
; *
   sendoon sends the address of the lopb to
; *
; ×
     the iSBC 202
sendcom:
      MOV CL,4
      MOV AX, DMA_SEG
      SAL AX, CL
      ADD AX, DMA ADR
      MOV IO_ADR,AX
      MOV CL,4
      MOV AX, CS
      SAL AX, CL
      ADD AX, OFFSET CHANCMD ; ADD SEG S OFFSET FOR 242
      out ilow, al
      mov cl,8
      sar ax,~1
      out inien, al
      ret
; *
; 72
                                      ٤,٤
              Data Areas
; **
data_offset
             equ offset $
      dseg
                           ; contiguous with code segment
             data_offset
      org
IOBYTE
      d b
             2
disk
      1 b
                    idisk number
chanced do
             90n
                    ;iopt channel word
io_com
      d b
             Ø
                    inumber sectors to xrer
             1
nsec
      d b
             Ø
trk
      d b
             Ø
                    ;start sector
sect
      d b
```

```
IO_ADR DW CCCCH ; PHYS ADDR FOR SECRER USE
dmā_adr dw
                   - 0080n ; DMA adr (derault)
                               ;DMA Base Segment
ima_seg iw
E UCE PCD PCH
RDCODE ECU 4
ERR_CODE DB WOH
VRCODE ECU 5
           ΙF
               loader_bios
                  cr,1f,cr,1f
'CP/M-86 Version 1.0',cr,1f,0
signon db
           d b
; ;
           ENDIF ;loader_bios
           IF
                    not loader_blos
; [
signon db
                    cr.1f.cr.1f
'System Generated V5/25/81'
          10
           a b
                     cr.1f.Z
           ENDIF ; not loader_bios
                     or.if Interrupt Trap Hait'
int_trp 1b
           a b
           d b
                     cr,lf,Z
errtbl
         iw erf.er1,er2,er3
           aw er4,er5,er6,er7
           dw er8,er9,erA,erB
           dw erC.erD.erE.erF
           dw er10,er20,er40,er60
          db cr, if, 'Null Error ??', @
db cr, if, 'Deleted Record :', @
db cr, if, 'CRC Error :', @
db cr, if, 'Data Overrun-Underro
ero
er1
erz
          db cr.1f. Data Overrun-Underrun : ',0 db cr.1f. Seek Error : '.0
er3
er4
           equ erø
er5
erb
           equ erø
er?
           equ er&
          db cr.if. Address Error: ',0'
db cr.if. Write Protect: ',0'
db cr.if. ID CRC Fror: ',0'
db cr.if. Write Error: ',0'
db cr.if. Sector Not Found: ',0'
ers
er3
era
er3
erC
```

```
Crs
       equ erð
       db or, if, 'No Address Mark : ', & db or, if, 'Data Mark Error : ', &
erE
erF
erly
       equ er3
er20
       equ er9
er42
       equ erE
       ab cr.1f, Drive Not Ready : ',0
ersø
rtry_ont dt 2
              ;disk error retry counter
       System Memory Segment Table
segtable db 1 ;1 segments
                    ;1st seg starts after BIOS
       iw tpa_see
       dw tpa_len
                       ;and extends to 28200
        INCLUDE DOUBLE.LIB
                               TREAD IN DISK DEFINITIONS
loc_stk rw 32 ; local stack for initialization
strbase equ offset $
lastoff equ offset $
tpa_seg equ (lastoff+V4VVn+15) / 16
tpa_len equ @F@@n - tpa_seg
               frill last address for GENCMD
        db 8
* <u>* ****************</u>
; *
; *
                                            ΧK
           Dummy Data Section
; ¥
d582
                       jabsolute low remory
               0
                       ;(interrupt vectors)
       org
int2 offset
                       1
               ΓW
int@_segment
               ΓW
       pad to system call vector
               2*(bdos_int-1)
       rw
pios_offset
                       1
                       1
bdos_segment
               TW
        END
rtry_cnt db & ;disk error retry counter
```

#### APPENDIX C

```
ROM bootstrap for CP/M-=6 on an iSECE6/12
              with the
 iSBC 201 & 202 Floppy Disk Controllers
```

Copyright (C) 1982,1981 Digital Research, Inc. Box 579, Pacific Grove California, 93950

; \* This is the BOOT ROM which is resident ;\* in the 957 monitor. To execute the boot ; # the monitor must be brought on-line and ;\* then control passed by the command; # "effd4:0" First effd4:0". First, the ROM moves ; a copy of its data area to RAM at loca-;\* tion 00000H, then initializes the segment\* ;\* registers and the stack pointer. The ; warious peripheral interface chips on the ;# SBC 86/12 are initialized. The 8251 ;\* serial interface is configured for a 9600\* ; \* baud asynchronous terminal, and the in-;\* terrupt controller is setup for inter-; rupts 10H-17H (vectors at 00040H-0005FE) ; and edge-triggered auto-EOI (end of in-;\* terrupt) mode with all interrupt levels ; masked-off. Next, the 201-202 Diskette ; controller is initialized, and track & ; \* sector 1 is read to determine the target ; paragraph address for LDADER. Finally, ;\* the LOADER on track 0 sectors 2-25 and ; # track 1 sectors 1-26 is read into the Control then transfers ; target address. ; to LOADER. ROM ; \* 0 contains the even memory locations, and \* ;\* ROM 1 contains the odd addresses. BOOT ;\* ROM uses RAM between wwwwH and wwwFFH ;\* (absolute) for a scratch area, along with\* ; the sector 1 buffer. 13 Cr equ

10 equ

1 2

disk ports and commands

```
279n
base
                equ
                equ
                        base+1
rtype
                        Dase+3
rbyte
                equ
reset
                equ
                        base+7
1stat
                equ
                        base
ilow
                        base+1
                equ
inign
                equ
                        base+2
;actual console baud rate
baud_rate
                        9628
                equ
;value for 3253 band counter
baud
                equ
                        768/(baud_rate/100)
;
                        @DAn
CSTS
                eau
                                ;18251 status port
                equ
                        ØDSn
                                    data port
cdata
tcng
                equ
                        aban
                                ;8253 PIC channel & port
                        tcn0+2
                                ; cn 1 port
tcnl
                equ
                        ton0+4
                                jeh 2 port
tcn2
                equ
                                ;8253 command port
tend
                equ
                        tcnv+6
icp1
                        2C2h
                                ;8259a port Ø
                equ
                        ØC2n
                                ;8259a port 1
icp2
                equ
                        2cSn
secsec
                equ
                                joffset for track 1
ROMSEG
                EQU
                        ØFFD4H
        cseg
                romseg
;First. move our data area into RAM at 0000:0200
        mov ax, cs
                        ; point DS to CS for source
        mov ds, ax
        mov SI, drombegin
                                istart of data
        mov DI, offset ram_start ; offset of destination
        mov ax, 0
        mov es, ax
                       destination segment is 0000
        rep movs al, al
                                    imove out of eprom a tyte
                                ;at a time
        mov ax, 0
        mov ds, ax
                        idata segment now in RAM
        mev ss.ax
        mov sp.stack_offset
                                ;Initialize stack segment/
                                ; pointer
        cld
                                ; clear the direction flag
```

```
;Setup the 3259 Programmable Interrupt Controller
        mov al. 13h
                        ;8259a ICW 1 8886 mode
        out icpl,al
        mov al.10n
        out icp2,al
                        ;8259a ICW 2 vector @ 40-5F
        mov al, 1Fn
        out icp2,al
                         ;8259a ICW 4 auto EOI master
        mov al. WFFh
                         ;8259a OCW 1 mask all levels off
        out 1cp2,a1
Reset and initialize the 201/202 Diskette Interface
                jalso come back here on fatal errors
restart:
        in al, rtype
                      iclear status type register
                        ; clear status register
        in al, rbyte
        out reset, al
                        ;reset diskette system
       mov BX, offset home
homer:
        CALL execute
                        inome drive 0
        mov bx.OFFSET sector1
                                 jorrset for first sector DMA
                        ;enter in packet
        mov ax, bx
        mov bx.offset read0+5
        mov [bx],al
        inc bx
        mov [bx],an
                                 ; packet now complete
        mov bx, offset read?
                                 ; packet location
        call execute
                                 ;send packet
                                 ;segment loc for LOADER
        mov es, abs
        mov ax.es
                                 imust translate to 16 bit abs
        mov c1,04
                                 ;addr for diskette controller
        sal ax,cl
        mov bx. offset read1+5
        mov [bx],al
                                 ;enter in packet
        inc bx
        mov [bx].an
        mov tx.offset read1
        call execute
                                 ; read track &
        mov cl.04
        mov ax.es
                                 ; compute offset for track 1
        add ax, secsed
        sal ax, cl
        mov bx, offset read2+5
        mov [bx].al
        inc bx
        mov [bx],an
        mov br. offset read2
```

```
call execute
                                  ; read track 2
        mov leap segment.es
        ; setup far jump vector
        mov leap_offset, &
        enter LOADER
        jmpf dword ptr leap_offset
pms≥:
        mov cl. [BX]
        test cl,cl
        jz return
        call conout
        inc BX
        jmp pmsæ
conout:
        in al, csts
        test al.1
        jz conout
        mov al,cl
        out cdata,al
        ret
conin:
        in al,csts
        test al,2
        jz conin
        in al, cdata
        and al. 7Fn
        ret
execute:
                                  ;ret o if wrive not ready
retry:
                                   ; clear controller
        in al, rtype
        in al, roy te
        call sendcom
idle:
        in al,istat
                                  ;system status
        and al.4
        jz idle
                          ;system awaiting interupt
                                  ; oneck drive status
        in al.rtype
        test al.2
        jz intemp
JMP RETRY
                                  ;I/O NOT COMPLETE. TRY AGAIN
```

```
;io is complete get status
        jae incmp
        ROR AL.1
        jmp fatai
        ror al,1
ioamp:
                                 restore
        and al, kfen
                                 Jany errors ?
        jz return
JMP RETRY
fatal:
                                 ; fatal error
        mov c1.2
RCR AL.1
FTEST:
        inc cl
        TEST AL.21
        jz itest
        mov al,cl
        mov an, &
        ADP AX AX
        rov bx,ax
                                 ; make 16 bits
        mov bx,errtb1[EX]
        print appropriate error message
        call pmsg
        call comin
                                 ; wait for key strike
        xs qcq
                                 idiscard unused item
        imp restart
                                 ; then start all over
return:
        PET
                                 Freturn from EXECUTE
sendcom:
                froutine to send a command string to 201/201
        mov ax.bx
        out ilow, al
        mov c1, 88
        sar ax.cl
        out inigh, al
                                 ;packet adir
        ret
        Image of data to be moved to RAM
drombegin equ offset $
```

يراجا المستخدمية بالرجد

```
creadstring
                       10
                                  eg n
                                             ;parameter block ionw
                       a b
                                  4n
                                             ; read function code for drive
                       a b
                                  1
                                             ; # sectors to read
                       10
                                  \mathbf{g}
                                             itrack #
                       1 b
                                  1
                                             istart with sector 1
                                  2
                       10
                                             ; will contain lower byte addr
                       d b
                                  8
                                                           upper
oreadtrk@
                       d b
                                  80n
                       10
                                  4n
                                             ; read multiple
                                  25
                       d t
                                             ;# sectors to read
                       10
                                  0
                                             ; track 2
                      d b
                                  S
                                             istart with 2
                      10
                                  Ø
                                             ;addr for track 0 goes here
                      d b
                                  3
creattrk1
                      1 b
                                  eg n
                      d b
                                  41
                      d b
                                  25
                                             ; sectors
                      d b
                                  1
                                             ; track #
                      d b
                                  1
                                             ;start with sector 1
                      10
                                  K
                                             jadar 15b
                      a b
                                             ;addr mst
;
опопеб
                      1 b
                                 82 n
                      DB
                                  63E
                      10
                                 0
                                  Ć,
                      16
                      d b
                                  Ø
                                  Ø
                      1 b
                      10
                                  2
cerrtol dw
                      offset erø
                      offset er1
           14
           dw
                      offset er2
           Q.W
                      offset er3
           1w
                      offset er4
           dw
                      offset er5
           dw
                      offset ero
           dw
                      offset er?
                      cr.1f, 'Null Error ??', & cr.1f, 'CRC Error', & cr.1f, 'Seek Error', & cr.1f, 'Address Error', & cr.1f, 'Data Overrun-Underrun', & cr.1f, 'Write Protect', &
Cerø
           d b
Ceri
           d b
Cer2
           d b
Cer3
           d b
Cer4
           d b
                      cr.ir, Write Protect .0 cr.ir, Write Error .0
Cer5
           a b
Cero
           d b
Cer?
           d b
                      cr,1r, Drive Not Ready . &
dromend equ offset $
```

· in interior

```
data_length
             esu dromend-drombegin
        reserve space in RAM for data area
        (no hex records generated here)
        dseg
                 220kn
        org
ran_start read2
                 equ
                                   ;read trank W sentor 1 ;read TW 52-26
                 rb
                          7
read1
                 rb
                          7
                 כם
                                   ;read T1 S1-26
read2
                          7
                                   inome drive 0
none
                 rb
errtol
                 T W
erø
                                            ;16
                          length cerv
                 rb
                          length cerl
er1
                 rb
                          length cer2
erz
                 rb
er3
                 ro
                          length cer3
er4
                          length cer4
                 rb
                                            ;14
er5
                 rb
                          length cerb
                                            ;11
er5
                 rb
                          length cer6
                                            ;15
er7
                 rb
                          length cer7
                                            ;17
leap_offset
                 rw
                          1
leap_segment
                 rw
;
                          32
                                   ;local stack
                 T W
stack_offset
                          offset $; stack from nere down
                 equ
                 TØ S1 read in here
                 equ offset $
sector1
TУ
                 rb
Len
                 TW
                          1
                          1
                                   ;ABS is all we care about
Abs
                 rw
Min
                          1
                 TW
XEM
                 TW
                          1
                 end
```

#### APPENDIX D

### title 'bre6 Disk I/O Drivers'

```
; ×
;* Basic Input/Output System (BLOS) for
; # CP/M-85 Configured for iSBC 55/12 with
;™ the iSBC 204 Floppy Disk Controller
; * (Note: this file contains both ambedded
;* tabs and blanks to minimize the list file *
; width for printing purposes. You may wish w
; to expand the blanks before performing
; * rajor editing.)
Copyright (C) 1980,1981
      Digital Research, Inc.
      Box 579, Pacific Grove
      California, 93950
      (Permission is nereby granted to use
      or abstract the following program in the implementation of CP/M. MP/M or
      CP/NET for the 8086 or 8088 Micro-
      processor)
true
             equ -1
             equ not true
false
; *
; * Loader_tips is true if assembling the
; * LOADER BIOS, otherwise BIOS is for the
;* CPM.SYS file. Blc list is true if we
; * have a serial printer attached to BLCB538 *
; Bdos_int is interrupt used for earlier
; * versions.
loader_bios
             equ false
bic_list
             equ true
bdos_int
             equ 224 freserved BDOS Interrupt
             not loader_bios
; ;
```

```
bios_node equ 2500n
cop_offset equ 2000n
bdos_ofst equ 0806n ;BLOS entry point
          ENDIF ; not loader_bios
          IF loader_bios
cics_code equ 120%n ;start or LDBIOS cop_orrset equ 0203n ;base or CPMLOADER cos_ofst equ 0406n ;stripped BDOS entry
          ENDIF ;loader_bios
                    equ @DAn ;i5251 status port
csts
cdata
                   equ &DEn ; data port
               blc_list
          ΙF
                 equ 41n ;2051 No. Ø on BLCB538 status port
equ 40n ; data port
equ 60n ;reset selected USARTS on BLCB538
lsts
liata
blc_reset
        ENDIF ; blc_list
; *
;* Intel iSBC 204 Disk Controller Ports *
* <u>******************************</u>
                                    ;SBC204 assigned address
base204
                   equ vavn
                  equ base204+0 ;8271 FDC out command
fidc_com
                   equ tase204+0 ;8271 in status
fdc_stat
                                         ;8271 out parameter
fic_parm
                   equ base204+1
rac_rsl t
                   equ base284+1 ;8271 in result
              equ base204+2 ;8271 out reset
equ base204+4 ;8257 DMA base address out
equ base204+5 ;8257 out control
equ base204+6 ;8257 out scan control
equ base204+7 ;8257 out scan address
equ base204+8 ;8257 out mode
equ base204+8 ;8257 in status
equ base204+9 ;FDC select port (not used)
equ base204+10 ;seement address register
fic_rst
dmac_air
dmac_cont
imac_scan
1rac_sadr
inac_node
imac_stat
:10_5el
::c_serment equ base204+10 ;segment address register
```

```
reset_204
              equ base204+15 ; reset entire interface
max retries
               equ 12
                              ;max retries on disk i/o
                              ; before perm error
cr
              equ Øda
                              ; carriage return
11
              equ Kan
                              ;line reed
       cseg
       org
              coportset
ccp:
       org
               bios_code
; BIOS Jump Vector for Individual Routines
                                          44
Jmp INIT
                ;Enter from BOOT ROM or LOADER
 jnp Wboot
                ;Arrive here from BDOS call &
 imp CONST
               ;return console keyboard status
 jmp CONIN
                ; return console keyboard char
 jnp CONOUT
               jwrite char to console device
 jmp LISTOUT
               ;write character to list device
 jmp PUNCH
                ;write character to punch device
 jno READER
                ;return cnar from reader device
 jmp HOME
               imove to trk 00 on cur sel drive
 jmp SELDSK
               ;select disk for next rd/write
 jnp SETTRK
               iset track for next ra/write
 jmp SETSEC
               iset sector for next rd/write
 jno SETDMA
               ;set offset for user buff (DMA)
 jnp READ
               ;read a 128 byte sector
 jmp WRITE
                ;write a 128 byte sector
 jmp LISTST
               ;return list status
 jnp SECTRAN
               ;xlate logical->pnysical sector
 jmp SETDMAE
               iset seg base for ouff (DMA)
 jmp GETSEGT
               ;return offset of Mem Desc Table
 ind GETIOBF
               ;return I/O map tyte (IOLYTE)
 jmp SETIOBE
                ;set I/O map byte (IOBYTE)
* ****************************
; " INIT Entry Point, Differs for LUBIOS and
                                          2,5
; * BIOS, according to "Loader_Bios"
                                          **
INIT:
       ;print signon message and initialize nardware
       mov ax,cs
                      ;we entered with a JMPF so use
       mov 55,ax
                      ; CS: as the initial value or SS:,
       mov ds.ax
                              DS:.
```

```
mov es, ax
                      ; and ES:
       ;use local stack during initialization
       mov sp.offset stabase
       cld
                      ;set forward direction
             not loader_blos
       IF
; ;
       ; This is a BIOS for the CPM.SYS file.
       ; Setup all interrupt vectors in low
       ; memory to address trap
       pusa as
                      ;save the DS register
       mov ax, &
       mov as.ax
       mov es.ax
                     iset ES and DS to zero
       ;setup interrupt 0 to address trap routine
       mov into_offset.offset int_tran
       mov int0_segment.CS
       mov di.4
       mov si,0
                     itnen propagate
       mov cx,510 ;trap vector to
       rep movs ax,ax ;all 256 interrupts
       ;BDOS offset to proper interrupt
       mov bdos_offset,bdos_ofst
       pop ds
                     frestore the DS register
; ;;
; * National "BLC 8538" Channel & for a serial *
;# 9600 baud printer - this board uses & Sig-#
; metics 2551 Usarts which have on-chib baud*
;* rate generators.
mov al, CFFn
       out blc_reset,al :reset all usarts on 8538
       mov al,4En
       out Idata+2,al | ;set usart & in async & bit mode
       mov al, 3En
       out laata+2,al ;set usart 0 to 9600 baud
       mov al.37h
       out laata+3,al ;enable Tx/Rx, and set up RTS.LTR
       ENDIF ; not loader_bios
       ΙF
              loader_bios
; !
```

```
;This is a BIOS for the LOADER
       push 15
                     ;save data segment
       mov ax, &
       mov ds.ax
                     spoint to segment zero
       ; EDOS interrupt offset
       mov tdos_offset,bdos_ofst
       mov bdos segment, CS ; bdos interrupt segment
                     ;restore data Segment
       ENDIF ;loader_bios
       mov bx, offset signon
       call pmsg ; print signon message
       MOV CL.R
                     justault to dr A: on coldstart
                     : jump to cold start entry of CCP
       מסט מדונ
WEDOT: jmp ccp+6
                     ; direct entry to CCP at command level
           nct loader_blos
; ;
int_trap:
                     ;block interrupts
       cli
       mov ax,cs
                     ;get our data segment
       mov ds,ax
       mov bx, offset int_trp
       call pmsg
                      ;nards top
       nlt
       ENDIF
              ;not loader_bios
; ×
; *
    CP/M Character I/O Interface Routines
; ¥
    Console is Usart (i8251a) on iSBC E5/12 *
; *
    at ports DE/DA
; *
CONST:
              console status
       in al, csts
       and al,2
       jz const_ret
       or al,255
                     ;return non-zero if RDA
const_ret:
                      Receiver Data Available
       ret
CONIN:
                      ; console input
       call const
```

```
jz CONIN
                       jwait for RDA
        in al,cdata
        and al,7fn
                       fread data and remove parity bit
:TUCKCO
                ; console output
        in al, csts
        and al,1
                        iget console status
        jz CONOUT
                       ;wait for TPE
        mov al,cl
        cut cdata,al
                        ;Transmitter Euffer Empty
                        ; then return data
        ret
LISTOUT:
                        ;list device output
       IF blo_list
; 1
        call LISTST jz LISTOUT ; wait for printer not busy
        mov al,cl
        out ldata, al ; send cnar to TI 812
        ENDIF ; olc_list
        ret
LISTST:
                        ;pcll list status
        IF blc_list
; ;
        in al.1sts
        and al,81n
                       1100k at both TxRDY and DTE
        cmp al,81h
        jnz zero ret ; either false, printer is busy or al,255 ; both true, LPT is ready
        ENDIF ; plc_list
        ret
PUNCH: ; not implemented in this configuration
READER:
        mov al, lan
                        ;return EOF for now
        ret
GETIOBF:
        mov al. & ;TTY: for consistency
```

```
;IDEYTE not implemented
       ret
SETIOBF:
                      ;iobyte not implemented
       ret
zero_ret:
       and al.2
                       ;return zero in AL and flags
ret
; Routine to get and echo a console character
       and shift it to upper case
uconecno:
       call CONIN
                       get a console character
       push ax
                       ;save and
       mov cl.al
       call CONOUT
                       jecno to console
       pop ax
       cmp al, a
       jb uret cmp al, z'
                       ;less than 'a' is or
                       ;greater than 'z' is ok
       ja uret
sub al, 'a'-'A'
                      jelse snift to caps
uret:
       ret
       utility subroutine to print messages
pmsg:
       mov al, [BX]
                      iget next char from message
       test al, al
       jz return
                       ; if zero return
       mov CL, AL
       call CONOUT
                       iprint it
       inc BX
       jmps pmse
                       inext character and loop
; ×
                                           ᄍ
; *
           Pisk Input/Output Routines
SELDSK:
               ;select disk given by register CL
       mov bx, wwwn
                       ; this BICS only supports 2 disks
       cmp cl,2
                       Freturn w/ EEEE in BX ir tad drive
       ind return
       mov al, 80h
       cmp cl.@
       jne sell
                       jarive 1 if not zero
       mov al, 40n
                       ;else drive is 0
```

```
sell:
       mov sel_mask,al ;save drive select mask
                       inow, we need disk parameter address
       mov cn. 2
                       ;BX = worn(CL)
       mov bx.cx
       mov cl,4
                       ;multiply arive code * 16
       sni bx,ci
        icreate offset from Disk Parameter Base
       add bx.offset ap base
return:
       ret
HOME:
       inove selected disk to nome position (Track 2)
       mov trk,Ø
                       ;set disk i/o to track zero
       mov bx.offset nom_com
       call execute
                       ;nome drive and return if OK
        jz return
       mov bx, offset bad_nom _;else print
       call pmsg
                      ; Home Error
       jmps nome
                       ;and retry
SETTRK: ; set track address given by CX
                       ; we only use 8 bits of track address
       mov trk.cl
       ret
SETSEC: ; set sector number given by cx
                       iwe only use 8 bits of sector address
       mov sect.cl
       ret
SECTRAN: ;translate sector CX using table at [DX!
       mov bx,cx
       add bx.dx
                       jadd sector to tran table address
       mov bl. [bx]
                       iget logical sector
        ret
SETDMA: ;set DMA offset given by CX
       mov dma adr,CX
       ret
SETDMAB: ;set DMA segment given by CX
       nov dma_seg,CX
        ret
GETSEGT: ; return address of physical memory table
       mov bx, offset seg_table
       ret
All disk I/O parameters are setup: the
;* Read and #rite entry points transfer one *
; * sector of 129 bytes to/from the current
```

```
DMA address using the current disk drive #
; *
READ:
                       ; basic read sector command
       mov al, 12n
       jmps r_w_common
NRITE:
       mov al, gan
                       ; basic write Sector command
r_w_common:
       mov bx, offset io com ; point to command string
       mov byte ptr 1[BX], al ; put command into string
       fall into execute and return
execute: ; execute command string.
       ; [BX] points to length,
               followed by Command byte.
               followed by length-1 parameter bytes
       mov last_com,BX ;save command address for retries
outer_retry:
       ;allow some retrying
       mov rtry_cnt,max_retries
retry:
       mov EX, last_com
       ;
       check status poli
       mov EX, last_com
                       ;get command op code
;mask if it will be "int req"
       mov al,1[bx]
       mov cx, 8806h
       cmp al,2cm
                       for if it is an interrupt type.
       ib exec poli
       mov cx.8080h
                       jeise we use not command busy
       and al. Ofn
       cmp al, Och
                       junless there isn't
       mov al. @
        ja exec_exit
                              any result
                       ;poll for bits in CH,
exec_poll:
                       ; toggled with bits in CL
       in al.fdc_stat ; read status
       and al, cn
       xor al.cl
                       ; isolate what we want to poli
                       jand loop until it is done
       jz exec_poll
                       ;Operation complete,
       in al, rdc_rslt
                       ; see if result code indicates error
       and al.len
```

```
jz exec_exit
                        ino error, then exit
                        ;some type of error occurred . .
        cmp al,10n
                       ; was it a not ready drive ?
        je dr_nrdy
                        ;no,
ar_rdy: ; taen we just retry read or write
        dec rtry_crt
        jnz retry
                        ; up to 10 times
        retries do not recover from the
        nard error
        mov an, w
        mov bx.ax
                        imake error code 16 bits
        mov bx,errtb1[2X]
        call pmse
                        iprint appropriate message
                        fflush usart receiver buffer
        in al,cdata
        call uconecno
                        ;read upper case console character
        omp al. 'C'
        je wboot_1
cmp al, p
                        ; cancel
        je outer retry cmp al. I
                        ;retry 10 more times
        je z_ret
                        ;ignore error
        or al,255
                        ;set code for permanent error
exec_exit:
        ret
                there to wait for drive ready
dr_nrdy:
        call test_ready
                        ;if it's ready now we are done
        jnz retry
        call test_ready
                        ;if not ready twice in row.
        jnz retry
        mov bx.offset nrdynsg call pmsg; Drive Not Ready"
nray01:
        call test_ready
        jz nrdy01
                        ;now loop until drive ready
        jmps retry
                        itnen go retry without decrement
zret:
        and al. &
        ret
                        ;return with no error code
                        ; can't make it w/ a short leap
wboot_1:
        jmp WBOOT
; *
; *
   The i8271 requires a read status command *
; to reset a drive-not-ready after the
; warive becomes ready
```

CHANGE OF COMPTENIES BY BY A CENTRAL STATE OF

```
test ready:
       mov dn. 40n
                      iproper mask if dr 1
       test sel mask. Sun
       jez eriy2
       mov dh. 64h
                      imask for dr Ø status bit
nriy2:
       mov bx, offset rds_com
       call send com
dr_pol1:
       in al,fdc stat ;get status word
       test al,80h
                      ;wait for not command rusy
iget "special result"
       jnz dr_poll
       in al,fdc_rslt
       test al,dh
                      ;look at bit for this drive
       ret
                      return status of ready
; *
   Send com sends a command and parameters
   to the 18271: BX addresses parameters.
   The DMA controller is also initialized
; *
; *
   if this is a read or write
send_com:
       in al,fcc_stat
                      ;insure command not busy
       test al.80h
       jnz send_com
                      ;loop until ready
       ; see if we have to initialize for a DMA operation
       mov al, 1[bx]
                      set command byte
       cmp al, 12n
       jne write_maybe ;if not a read it could be write
       mov cl,40n
       jmps init_ima
                      ;15 a read command, go set DMA
write_maybe:
       cmp al, wan
                      ; leave DMA alone if not read or write
       jne dma exit
                      ; we have write, not read
       mev cl.E@n
init ana:
; we have a read or write operation, setup DMA controller
       (CL contains proper direction bit)
       nov al, 04n
       out dmac_mode,al
                          ;enable dmac
       nov al.00
       out dmac_cont,al
                          isend first byte to control port
```

```
mov al.cl
       out dmac_cont,al ;load direction register
       mov ax, dma adr
       out dmac_air.al
                        isend low byte of DMA
       nov al, an
       out dmac_air,al
                        ;send nigh byte
       mov ax.dma_seg
       out fdc_segment,al isend low byte of segment address
       mov al, an
       out fdo_segment.al ; then high segment address
ama_exit:
       mov ci,[BX]
                    ;get count
       inc EX
       mov al,[BX] ;get command
       or al, sel_mask ; merge command and drive code
       out fdc_com,al ;send command byte
parm_loop:
       dec ci
       jz exec_exit
                     ;no (more) parameters, return
                     ;point to (next) parameter
       inc EX
parm_poll:
       in al,fdc_stat
                      ;test "parameter register full" bit
       test al,20n
       jnz parm_poll
                     ;idle until parm reg not full
       mov al.[EX]
       out fdc parm,al ;send next parameter
       jmps parm_loop | ;go see if there are more parameters
* ***********
; *
; *
               Data Areas
; *
equ offset $
data_offset
       dseg
             data_offset
                            ; contiguous with code segment
       OTE
              loader_bios
signon db
             cr,1f,cr,1f
              'CP/M-86 Version 2.2',cr,1r,0
       10
       ENDIF ;loader_bios
          not loader_bios
signon db cr,lf,cr,lf
```

```
' System Generated - 11 Jan 81', cr, 11, 2
         d b
         ENDIF
                inct loader blos
                  cr.1f. Home Error .cr.1f.2
bad nom db
                  cr,1f, Interrupt Trap Halt .cr,1f,2
int trp db
errtbl dw erw.erl.er2.er3
         dw er4,er5,er6,er?
         dw erg,erg,erA,erB
         dw erC,erD,erE,erF
erø
         db cr.if, Null Error ??', @
erl
         equ erø
era
         equ erz
er3
         equ erø
        db cr.lr. Clock Error : .0
db cr.lr. Late DMA : .0
db cr.lf. ID CRC Error : .0
ib cr.lf. Data CRC Error : .0
er4
erb
er6
er?
        db cr.if. Drive Not Ready : '.& db cr.if. Write Protect : '.& db cr.if. Trk && Not Found : '.& db cr.if. Write Fault : '.& db cr.if. Sector Not Found : '.&
ers
er9
erA
erB
erC
erD
        equ er2
erE
        equ erz
erF
        equ erv
nraymse equ ere
rtry_cnt db & faisk error retry counter
dma_adr dw &
                idma offset stored here
dma_seg dw 0 idma segment stored mere
sel_mask db 42h ;select mask, 40h or 80h
         Various command strings for 18271
        db 3
                 length
io_com
         db 2
                  ;read/write function code
rd wr
trk
         db Ø
                  ftrack #
         db Ø
                  isector #
sect
nom_com db 2,29n,0
                           inome drive command
rds com db 1,2cm
                            fread status command
         System Memory Segment Table
segtable db 2 ;2 segments
         dw tpa_sep
                       ;1st seg starts after BIOS
```

THE RESTRICTION OF THE PARTY OF

```
dw tpa_len
                     ;and extends to RERKE
       dw 2000n
                      ;second is 20000 -
       iw 2000n
                      ;3FFFF (128k)
       include singles.lib ; read in disk definitions
loc_stk rw 32 ; local stack for initialization
stkbase equ offset $
lastoff equ offset 5
tpa_seg equ (lastoff+0400n+15) / 16
tpallen equ 0800n - tpalseg
       db Ø
              ;fill last address for GENCMD
* **********
; ×
; #
                                          3,6
          Dummy Data Section
; *
                                         ×
* ************************
              0
                      ;absolute low memory
       dseg
              8
                     ;(interrupt vectors)
       Org
             rw
int2_offset
int0_segment
             ľW
                      1
       pad to system call vector
              2*(bdos_int-1)
bdos_offset
              rw
                     1
bios_segment
              rw
       END
```

## LIST OF REFERENCES

- 1. Kildall, G., "CP/M: A Family of 8- and 16-Bit Operating Systems," Byte, v. 6, p. 216-232, June 1981.
- 2. Digital Research, ASM-66 THE CP/M-66 ASSEMBLER USER'S GUIDE, 1981.
- 3. Digital Research, <u>DDT-86 Dynamic Debugging Tool for the 8086 USER'S GUIDE.</u> 1981.
- 4. Digital Research, AN INTRODUCTION TO CP/M FEATURES AND FACILITIES, 1981.
- 5. Digital Research, CP/M 2.2 USER'S GUILE, 1979.
- 6. Digital Research, CP/M-86 SYSTEM REFERENCE GUIDE, 1981.
- 7. Intel Corporation. MDS-DOS HARDWARE REFERENCE MANUAL. 1976.
- 8. Intel Corporation, INTELLEC DOUBLE DENSITY DISKETTE OPERATING SYSTEM REFERENCE MANUAL, 1977.
- 9. EX-CELL-O Corporation. REMEX TECHNICAL MANUAL MULTIBUS INTERFACE ASSY 814415-021, 1980.
- 12. EX-CELL-O Corporation, REMEX TECHNICAL MANUAL DISKETTE DRITE MODELS: RFD 4000-A, RFD 4001-A, RFD 2000-A, RFD 2000-A,
- 11. EX-CELL-O Corporation, REMEX TECHNICAL MANUAL DATA WAREHOUSE MODELS RDW 3100, RDW 3200, 1979.

DTIC

# INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314		3
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93940		2
<b>3.</b>	Department Chairman, Code 52 Department of Computer Science Naval Postgraduate School Monterey, California 93940		2
4.	Associate Professor Uno R. Kodres, Code 52Kr Department of Computer Science Naval Postgraduate School Monterey, California 93940		3
5.	LCDR Robert Stilwell, SC, USN, Code 52Sb Department of Computer Science Naval Postgraduate School Monterey, California 93940		1
6.	Professor Rudy Pannolzer, Code 62Pz Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940		1
7.	Associate Professor Mitchell L. Cotton, Code 63 Department of Electrical Engineering Naval postgraduate School Monterey, California 93948	∠Cc	1
8.	Daniel Green, Code N-202 Naval Weapons Center Danlgren, Virginia 22449		1
9.	PMS 400 Naval Sea Systems Command Wasnington, D.C. 20362 Attn: CDR Ruff		1
12.	Commander, Amphibious Squadron Five FPO San Francisco, Ca. 96601		2

